

AD A 039170

2

# NAVAL POSTGRADUATE SCHOOL

Monterey, California



## THESIS

EMULATION OF THE AN/UYK-20  
TACTICAL DATA COMPUTER  
ON THE BURROUGHS D-MACHINE

by


Ralph Harry Anzelmo  
and  
Theodore Lawrence Kaye

March 1977

Thesis Advisor:


L. V. Rich

Approved for public release; distribution unlimited.



AD No. \_\_\_\_\_  
DDC FILE COPY


# DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.



REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Emulation of the AN/UYK-20 Tactical Data Computer on the Burroughs D-machine		5. TYPE OF REPORT & PERIOD COVERED Master's Thesis, March 1977
7. AUTHOR(s) Ralph Harry Anzelmo and Theodore Lawrence Kaye		6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS Naval Postgraduate School Monterey, California 93940		8. CONTRACT OR GRANT NUMBER(s)
11. CONTROLLING OFFICE NAME AND ADDRESS Naval Postgraduate School Monterey, California 93940		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Naval Postgraduate School Monterey, California 93940		12. REPORT DATE March 1977
		13. NUMBER OF PAGES 263
		15. SECURITY CLASS. (of this report) Unclassified
		16a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) emulation microprogramming AN/UYK-20 Burroughs D-machine		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) A representation of the Univac AN/UYK-20 computer systems has been emulated on the Burroughs D Interpreter-Based System. The entire AN/UYK-20 instruction repertoire has been emulated with the exception of the "math pac" option (floating point arithmetic and cordic functions), clock and interrupt codes, and input/output operation codes. Modular design with extensive documentation has been implemented throughout program (cont.)		



over

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20. (cont.)

development allowing for ease of modification and further extensions to the existing emulation. Emulation and hardware architecture of the AN/UYK-20 and the Burroughs D-machine, are discussed in conjunction with the AN/UYK-20 itself. Methods of testing and debugging, sample test programs and recommendations for continued design modifications to the emulation are presented.

UNCLASSIFIED		<input checked="checked" type="checkbox"/>
DATE	BY	<input type="checkbox"/>
10/10/73	10/10/73	<input type="checkbox"/>
UNCLASSIFIED		
BY		
UNCLASSIFIED/AVAILABILITY CODES		
DATE	BY	SPECIAL
10/10/73	10/10/73	10/10/73

DD Form 1473  
1 Jan 73  
S/N 0102-014-6601

UNCLASSIFIED

2 SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

Approved for public release; distribution unlimited.

Emulation  
of the  
AN/UYK-20  
Tactical Data Computer  
on the  
Burroughs D-machine

by

Ralph Harry Anzelmo  
Captain, United States Marine Corps  
B.A., Montclair State College, 1968

Theodore Lawrence Kaye  
Lieutenant, United States Navy  
B.S.S.E., United States Naval Academy, 1972

Submitted in partial fulfillment of the  
requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL  
MARCH 1977

Authors

*Ralph Harry Anzelmo*  
-----  
*Theodore Lawrence Kaye*  
-----

Approved by :

*Leif V. Pihl*  
-----  
Thesis Advisor

*V. Michael Powers*  
-----  
Second Reader

*W. Gifford*  
-----  
Chairman, Department of Computer Science

*A. Spradley*  
-----  
Dean of Information and Policy Sciences

## ABSTRACT

A representation of the Univac AN/UYK-20 computer system has been emulated on the Burroughs D Interpreter-Based System. The entire AN/UYK-20 instruction repertoire has been emulated with the exception of the 'math pac' option (floating point arithmetic and cordic functions), clock and interrupt codes, and input/output operation codes. Modular design with extensive documentation has been implemented throughout program development allowing for ease of modification and further extensions to the existing emulation. Emulation and the hardware architecture of the AN/UYK-20 and the Burroughs D-machine, are discussed in conjunction with the AN/UYK-20 emulation itself. Methods of testing and debugging, sample test programs and recommendations for continued design modifications to the emulation are presented.



## CONTENTS

I.	INTRODUCTION.....	9
A.	STATEMENT OF THE PROBLEM.....	9
B.	APPLICATIONS OF THE AN/UYK-20 .....	10
C.	PROJECT DESIGN OBJECTIVES.....	11
II.	EMULATION.....	13
A.	HISTORICAL BACKGROUND.....	13
B.	MICROPROGRAMMING.....	16
C.	THE GOALS OF EMULATION.....	21
D.	EMULATION VERSUS SIMULATION.....	21
E.	EMULATION TECHNIQUES.....	23
F.	EMULATION HARDWARE.....	25
III.	AN/UYK-20 ARCHITECTURE.....	28
A.	HARDWARE DESIGN.....	29
B.	INSTRUCTION FORMATS AND REPERTOIRE.....	38
1.	Repertoire of Instructions.....	38
2.	Instruction Format.....	41
IV.	BURROUGHS D-MACHINE.....	46
A.	HARDWARE DESCRIPTION.....	46
1.	Logic Unit.....	48
2.	The Control Unit.....	52
3.	Memory Control Unit.....	53
4.	Microprogram memory (M-memory).....	55
B.	NPS MICROPROGRAMMING FACILITY.....	56
1.	Physical Description.....	56

2. Input/Output Interface.....	58
3. Memory Interface.....	59
C. MICROINSTRUCTION TIMING.....	60
D. TRANSLANG.....	64
V. AN/UYK-20 EMULATOR.....	66
A. EMULATION DESIGN.....	66
1. Functional Components.....	66
2. Main Memory Organization.....	68
3. Emulation Program Status Word.....	70
4. D-Machine Registers.....	73
B. LOADER.....	75
C. THE FETCH MODULE.....	77
D. OPCODE IMPLEMENTATION.....	83
E. UTILITIES.....	86
F. INPUT/OUTPUT CONTROLLER.....	87
VI. EMULATION TESTING.....	91
A. METHOD OF TESTING.....	91
B. SAMPLE TEST PROGRAMS.....	94
C. TEST RESULTS.....	95
VII. SUMMARY AND RECOMMENDATIONS.....	97
A. EXPERIENCE WITH HARDWARE.....	97
B. LESSONS LEARNED.....	98
C. EMULATION PROBLEMS.....	99
D. RESULTS.....	100
E. RECOMMENDATIONS AND FOLLOW-ON TOPICS .....	101
APPENDIX A. AN/UYK-20 EMULATOR USER'S MANUAL.....	103

APPENDIX B. LOADER CONTROL CARD FORMATS.....	107
APPENDIX C. AN/UYK-20 EMULATOR INSTRUCTION FORMAT.....	110
APPENDIX D. SAMPLE DEBUGGER OUTPUT.....	111
APPENDIX E. SAMPLE TEST PROGRAMS.....	113
APPENDIX F. EMULATOR LISTING.....	120
BIBLIOGRAPHY.....	259
INITIAL DISTRIBUTION LIST.....	262

## ACKNOWLEDGEMENTS

Our sincere gratitude is expressed to Lieutenant Lyle V. Rich, SC, USN for sponsoring this thesis and without whose guidance this research would not have been a success. Technical expertise for the AN/UYK-20 was provided by John H. Westergren, Field Engineer, Mini-Systems Support Operations, Sperry Univac Computer Systems, St. Paul, Minnesota. Initial instruction on the operation and design of the Burroughs D-machine was graciously provided by Lieutenant Jerry M. Haggerty, USN and Lieutenant John M. Hartling, USN. Finally, the authors would like to dedicate this thesis to their wives, whose love, devotion, and understanding enabled this project to be completed.



## I. INTRODUCTION

### A. STATEMENT OF THE PROBLEM

The Navy has been challenged with maintaining the newest, most efficient tactical data systems consistent with the continually increasing demands and requirements of the real-time environment. There is an extensive conversion effort required to change from existing systems to newer more sophisticated technology such as the AN/UYK-20. Inherent in upgrading to a new system is the complex software redesign and modification process which is often hindered by the absence of the new computer system.

Unfortunately, the demands of a military installation require software generation prior to implementation of an upgraded computer system. One solution to this problem is to utilize for software development an intermediate computer system which has the capability of emulating the anticipated target machine. This provides a vehicle for software design, development, and testing prior to transitioning to the new system.

Currently, the Naval Postgraduate School (NPS) Computer Science Department maintains a Burroughs Interpreter-Based System known as the Burroughs D-machine. The D-machine is capable of being microprogrammed to emulate any of a myriad

of target machines. It effectively enables students to create their own computer knowing only the machine instruction repertoire for the control unit in the target machine.

The problem presented was to develop a feasible working model of the AN/UYK-20 on the microprogrammable Burroughs D-machine. The project provided an opportunity to obtain practical experience with contemporary hardware and to manipulate writeable control stores to imitate a Navy tactical computer.

#### B. APPLICATIONS OF THE AN/UYK-20

The Univac AN/UYK-20 minicomputer is a general purpose militarized digital computer adaptable to numerous tactical applications. The AN/UYK-20 has been successfully utilized in many time-critical, real-time systems including fire control radar, communication controllers, signal processing analyzers for sonar and beacon signals, and numerous weapons control systems. A subsequent chapter will be devoted to the technical aspects and internal design of the AN/UYK-20.

Because of its size, ruggedness, and computing capabilities, the AN/UYK-20 has been designated the Navy's standard tactical minicomputer [16]. It was selected for emulation in order to provide a feasible platform for software development to those military installations either contemplating or in the process of receiving an AN/UYK-20.

A workable emulation would allow military applications such as data reduction, navigation, telemetry, sensor processing, range tracking and logistics to have software packages developed, tested, and modified prior to arrival of the AN/UYK-20. Furthermore, it would permit personnel to become familiar with the machine by providing advanced training, thereby easing the transition phase to the new system.

#### C. PROJECT DESIGN OBJECTIVES

Several design techniques were used throughout the development of this project: 1) modularity, 2) structured programming, and 3) extensive documentation. These design features will aid the interested reader as well as simplify any future extensions or modifications to the existing emulation.

Modular design was utilized by creating independent program segments which were individually developed, debugged, and tested. These modules or subroutines provided a strong foundation which were readily modified throughout the entire programming effort. Conceptually, the emulation was divided into relatively small entities which were further reduced to program segments rarely exceeding one page in length.

Structured programming was demonstrated by utilizing a limited number of control flow structures and maintaining a common logical design throughout the entire emulation. Comprehensible code held precedence over extremely efficient

code.

In addition to modularity and structured programming, the entire programming endeavor was supplemented with extensive commenting to provide the necessary self-documentation to promote and facilitate program translation, modification, and fusing with the other independent modules. These concepts promoted the extensive team effort required to achieve the research goals. In addition, it will provide ease of program maintenance and modification in the future.

## II. EMULATION

### A. HISTORICAL BACKGROUND

The term microprogramming was first utilized in an article by Professor M. V. Wilkes of the Cambridge University Mathematical Laboratory in 1951 [24]. His paper concentrated on a control section within the computer which, when programmatically controlled, performed register-to-register data transfers sequentially and in parallel for the execution of a single machine instruction. A sequence of operations (microinstructions) required for execution of a machine instruction is considered a *microprogram*.

Traditionally, the computer has been composed of essentially five components: the arithmetic/logic unit, the control unit, memory or storage, input, and output (Figure II-1). The control section sets the proper conditions for the opening and closing of required gates in the logic network. Historically, the control section has been hardware consisting of a series of decoders and flip-flops along with their associated circuitry. Therefore, every machine instruction had a fixed interpretation which was hardwired within the control unit.

In 1957, Wilke's definition of microprogramming was slightly modified. It was defined as a technique of design-



ing the control circuits of an electronic digital computer to interpret and execute a given set of machine operations as an equivalent set of micro-operations [15].

The hardwired control section can be modified by interchanging ROM modules or other hardware components, by replacing the control section with a programmable (dynamically writeable) control store which in itself is a separate word-organized memory (Figure II-2) or by combining both approaches. A programmable control store allows rapid changes in the machine's instruction repertoire while maintaining maximum design flexibility. The resulting computer system is microprogrammable and capable of storing a series of changeable machine personalities.

The computer control store can thus be modified to allow the execution of machine language programs intended for a variety of machine architectures. This process can be compared to replacing hardware components found in conventionally designed computer systems. The primary advantage of microprogrammed logic is the capability to perform various control sequences without hardware modifications. The process through which the hardware components of one machine (host) are made to imitate the specific hardware characteristics of another machine (target) is known as emulation.




Figure II-1 (111)




Figure II-2

Emulation allows the computer scientist to create various machine architectures from a single microprogrammable host. The complete set of microprograms (firmware) and the necessary hardware, as well as the required software, added to one computer system enabling it to execute programs designed for another system is known as an emulator.

#### B. MICROPROGRAMMING

Computer manufacturers have made available numerous microprogrammable machines which permit the user to tailor his instruction repertoire to meet the needs of his particular application. Some examples of microprogrammable computer systems are the Burroughs D-machine, the Nanodata QM-1, the Varian 73, the Standard Logic CASH-8, or the Hewlett-Packard 2100. These microprogrammable systems provide the benefits of flexibility, lower system costs and a systematic approach to system design if utilized effectively.

When a manufacturer designs a dynamically writeable control store, the amount of parallelism to be allowed must be determined. Parallelism is defined to be the simultaneous control of numerous hardware resources. There are basically three forms of control: vertical, horizontal, and residual. In vertical microprogramming, each instruction controls a single operation with program flow being sequential, unless the instruction was a conditional or unconditional branch. By contrast, a horizontally microprogrammed machine is



programmed via instructions which simultaneously control multiple resources including condition testing and microinstruction sequencing.

Horizontal microinstructions usually are not encoded which means each bit controls one machine resource or operation. They usually have a wider word than vertical instructions and consequently consume more memory. Vertical instructions are usually encoded with one or two levels. Encoding means the value of a control field in the microinstruction is a binary code specifying which resource or operation is to be performed. The horizontal microinstructions have the potential of being much more efficient resource managers and consequently are more difficult to optimally design than their vertical counterparts.

Combining the attributes of horizontal and vertical microprogramming results in residual control. This method saves memory by using vertical microinstructions while simultaneously controlling multiple parallel resources via setup registers.


Microinstruction implementation severely effects the speed of microprogram execution. In serial implementation, one microinstruction is fetched and fully executed prior to fetching the next instruction. This technique offers the advantage of logical simplicity while suffering from lack of efficiency since it consumes the maximum amount of time.

'Parallel' implementation permits fetching of the next

instruction before termination of the previous instruction. The obvious advantage is execution speed which is of utmost importance when emulating another machine (Figure II-3) [2].

Another significant microprogramming characteristic is the number of phases used in the execution of each microinstruction. A monophasic system means there are no subdivisions of the basic clock pulse and consequently each microinstruction is controlled by the transmission of the leading edge of a clock cycle. In a polyphasic implementation scheme, the basic clock cycle is subdivided into minor phases which are independently generated via hardware. Although polyphasic operations are more complex and require complicated control, they do permit faster resource manipulation when they are efficiently coded by allowing multiple operations to be performed during the same phase(s).

The microprogrammability of a given computer and the capabilities of its associated microprogramming language are directly effected by the the presence or absence of each of the alternative microprogramming characteristics described above. The microprogramming language spectrum ranges from the lowest level or microlanguage through the assembly languages to the high level procedural languages.



(a) Serial fetch and execute.

(b) Parallel fetch and execute.

(c) Combined serial-parallel where next address depends on conditions in present cycle.

Figure II-3 (2)

The problems of microprogramming can be significantly reduced if suitable software support exists and is readily available. This support is usually in the form of simulators and debuggers. Typically, a simulator provides an alternative to assembly level coding by permitting the user to code in a higher level language and yet achieve the same results at the expense of some added memory and execution time. Debuggers are extremely useful in the developmental stages of microprogramming especially for new and experimental system design. Debuggers permit dynamic access to the machine status and register contents at the instant they are employed, i.e. a trace feature. Some debuggers offer the opportunity of assembling in-line. This option can drastically reduce required debugging time.

The primary application of microprogramming is to implement the necessary control structure required for the analysis and execution of machine level instructions by means of programmed control stores rather than hardwired logic. Therefore, a dynamically microprogrammable computer can provide a software development system which can be a cost-effective approach to experimentation with potential candidates for replacement computer systems or the design of completely new systems to fit the needs of unique applications.

### C. THE GOALS OF EMULATION

A well-designed emulation can provide an opportunity to experiment and create software for new computer systems before the actual hardware is available. The utilization of an emulator can almost eliminate reprogramming, consequently smoothing the system transition period. In addition, emulation has provided a workable model of new systems under consideration for procurement, providing a much more detailed cost-benefit analysis of system conversion.

Furthermore, it is often economically sound to emulate a second generation computer with a third generation system. This provides growth to a contemporary system while fulfilling the requirements of the past in a cost-effective manner. However, this can be a disadvantage if the programming staff uses the emulation as a link to the old system and consequently fails to take advantage of the attributes of the new system.

### D. EMULATION VERSUS SIMULATION

To accomplish the emulation objectives, certain design features must be incorporated into an emulation. Naturally, execution time and allocated memory are the two foremost considerations. Traditionally, the concept of mimicking another computer has been accomplished by either a simulator or an emulator, two concepts often confused with one another.



A simulator is a series of high level language (HLL) or assembly language statements which individually do not behave like the target machine instructions. The host machine executes its own native instructions in order to imitate the target machine operations. Consequently, simulation is a rather slow technique because it requires an intermediate translation. In addition, simulation of certain instructions such as bit manipulation and shifting operations can require an enormous amount of intermediate code generation demanding a significantly larger memory allocation.

An emulator is a microprogram that is executed on the host machine, performing machine instructions of the target machine. Since an emulator accepts the binary object code of the target machine and directly executes these instructions, it can be extremely efficient in terms of time and space requirements. The execution time of an emulation is dependent upon many factors: clock rates of the two machines, frequency of memory references, high speed shifting compatibility, required register mapping between target and host machines, bit manipulation capability of the two machines, condition code selection and testing, flexible data path selection capability, interrupt similarities, input/output compatibility, and microprogramming efficiency. If the hardware features between target and host machines are extremely compatible and highly efficient microprogramming has been employed, an emulation performance ratio (host

to target) of nearly one to one can be attained. This emulation performance ratio (EPR) has been demonstrated by the emulation of the SKC-2070 on the Nanodata QM-1 computer. It is possible to achieve an EPR better than one to one under ideal situations, when the host machine has a much faster internal operation execution rate [1].

Several distinct advantages can be realized using emulation as compared to simulation. The execution speed is significantly better by at least an order of magnitude. The target machine representation in firmware is closer to the actual hardware design and total access to the lowest machine level is achievable. Perhaps most noteworthy, emulation provides the opportunity to rapidly create test beds for numerous machine architectures and provide a basis for new system development.

#### E. EMULATION TECHNIQUES

Traditionally, there have been three approaches for emulating machine instructions: 1) hardware or firmware assistance to a software simulation as demonstrated by the IBM 360/65 emulation of the IBM 7090, 2) independent host system hardware or firmware which provides for complete execution of the target machine's instruction repertoire of which the Burroughs D-machine emulation of the AN/UYK-20 is an example, and 3) an auxiliary processor which is operated in conjunction with the host machine to execute target machine instructions [14].

Software-controlled emulation is usually characterized by categorizing the target machine instructions into three distinct classes: easily emulated instructions, complex instructions not readily emulated, and those instructions not deemed necessary for the desired application. Instruction usage is significant in this classification process. Each class of instructions becomes a candidate for direct hardware or firmware implementation. The first emulated function in this approach is usually the fetch and analysis operation. After the instruction is analyzed, the appropriate opcode subfunction can be executed.

An alternative emulation technique is the firmware-controlled method. This approach is identified by having system control reside completely in firmware or hardware during the emulation process. All instructions are executed on the host machine as if they were indigenous to the target machine. This method is much more efficient than the software-controlled technique; however, it is more expensive and the cost differential is directly related to the required performance level. Performance is dependent upon the number of required data paths, arithmetic units, and other additional logic circuitry which must supplement the host machine architecture.

Upon entering the emulation mode in a firmware-controlled emulator, the machine performs like the target machine until encountering an exit situation. There exists three exit modes: 1) priority interrupt, 2) not implemented



instruction, and 3) deliberate exit because of a debugging routine.

The third emulation technique consists of utilizing auxiliary hardware electronically attached to the host computer for the sole purpose of executing target machine instructions. In effect, a target machine is composed of host machine hardware with the necessary additional components required to create an effective emulator.

#### F. EMULATION HARDWARE

The development of writeable control stores and microprogramming techniques have significantly influenced computer design. This section will describe some of the available dynamically microprogrammable hardware (Figure II-4).

The Hewlett-Packard 2100 is a general purpose minicomputer. It has a unique control store divided into two segments. One section is ROM and the other section is user programmable. The machine is vertically microprogrammed using a standard 80 instruction machine language repertoire. A debugger and assembler assist the user in microprogram development [2].

The Standard Logic CASH-8 is a high speed digital controller with a separate control store. It consists of 16 general purpose registers and an accumulator. The CASH-8 is vertically microprogrammed but does not support any language

above microlanguage [2].

The Varian 73 is a general purpose minicomputer that has a 150 instruction set. The horizontal microinstruction consists of 64 bits with 25 fields, some of which indicate register transfers, ALU operations, shifting, control store addressing, condition testing, I/O control and memory operations. The Varian 73 contains both a ROM control store and a writeable control store loadable from main memory. A microprogram assembler and interactive simulator are available [2].

The Nanodata QM-1 is unique in that it contains both a control store and a nanostore which are both loaded under user program control. The 18-bit vertical microinstructions are stored in the control store, fetched and then interpreted under nanoprogram control. A horizontal nanoinstruction is 360 bits which is subdivided into five 72-bit vectors. Assemblers for both microprograms and nanoprograms are available [2].

The previously described machines represent a small sample of the available microprogrammable computer architectures. The availability and flexibility of these computer systems has stimulated demand for these devices. Consequently, hardware manufacturers have been compelled to produce writeable control store equipment to satiate the needs of the computer market.

CONTROL STORE  
REALIZATION

MICROPROGRAMMED

USER MICROPROGRAMMABLE

Main Memory

- IBM S/360 Model 25
- IBM S/370

- Burroughs B1700

- Nanodata QM-1

Interdata 85 •

•  
Varian 73

Fast Read/  
Fast Write

•  
Hewlett Packard 2100

•  
DSC Meta 4

ROM

- Interdata 80
- IBM S/360 Models 30,40,50,65
- RCA Spectra 70 Model 45

None

Preparation of  
User Microprograms

Provision of  
Translator or  
Simulator

SUPPORT AVAILABLE TO USERS

Note: Relative microprogrammability is the distance from the origin to the machine point in two space.

Figure II-4 [2]

### III. AN/UYK-20 ARCHITECTURE

Constructing an efficient emulation requires a precise understanding of the architecture and performance characteristics of the machine being emulated. An emulation must attempt to match the target machine's features and maintain its flexibility of hardware design as closely as possible. Although it is not required, an operational demonstration of the emulated machine can solve many emulation questions.

In emulating the AN/UYK-20, architecture and performance criteria were derived from technical publications, since an actual machine was unavailable. When inconsistencies appeared in the documentation, specific questions were posed to a UNIVAC field engineer, who often tested programs on the AN/UYK-20 to resolve inconsistencies. Documentation coupled with an expert consultant provided sufficient information for emulating the AN/UYK-20 successfully.

The intent of this chapter is to outline those features of the AN/UYK-20 significant to the emulation. A detailed hardware description can be found in Refs. 20, 22, 28.

## A. HARDWARE DESIGN

The AN/UYK-20 was designed for the Navy to fulfill the requirements for small or medium size general purpose data processing in shipboard, mobile shelter, or other military environments. Sperry Univac incorporated minicomputer technology in constructing the AN/UYK-20, including MSI circuitry design, microprogrammed control, memory modularity, and asynchronous or synchronous input/output channels.

The AN/UYK-20 had to be extremely flexible in its applications, offering a wide range of configuration possibilities which were derivatives of the basic design. Modularity, a concept highly desirable in a military environment, was achieved by offering options that could be easily added using printed circuit cards and/or memory modules.

The AN/UYK-20 can accommodate up to eight 8K, sixteen-bit word boards of magnetic core storage with an access time of 750 nanoseconds. The central processor is controlled by a programmable micromemory which can be expanded by an additional 512 words. The microprogram controller is programmed at the factory, but the additional micromemory option is user defined. Both sections of micromemory are programmed using fusible links, and once programmed they are completely static (Figure III-1).

A memory interface is responsible for the transfer of data to memory from the central processor (CP) and input/output controller (IOC). Both the IOC and the CP are



capable of accessing all of memory (65,536 words maximum). The addition of direct memory access (DMA) provides a second memory interface and an additional access port which is connected to each of the two 32K memory segments.

The input/output controller permits the central processor to communicate with the external devices without interfering with program execution. The IOC has a maximum of 16 parallel or serial channels. Parallel data transfer takes place asynchronously using 8-bit, 16-bit, or 32-bit transfers. Serial interfaces are either synchronous or asynchronous, with word-to-serial or serial-to-word conversions occurring in the IOC. The IOC and CP compete for memory access through the memory interface with priority given to the IOC in the event of a simultaneous request. The IOC is permanently assigned several memory addresses for command word and interrupt word storage.

The addressable high-speed registers available in the AN/UYK-20 include the program address register (P-register), two 16-bit status registers (SR1 and SR2), a real-time clock register (32-bits), a monitor clock register (16-bits), and a set of sixteen 16-bit general registers. An additional stack of 16 general registers is an available hardware option.

The sixteen general registers were included to enhance the speed and performance of the AN/UYK-20, allowing most programs to use a great proportion of register-to-register

instructions. These general registers can be used as accumulators for arithmetic, shift, or logical functions, as index registers, or as temporary storage locations. The second set of general registers can be readily employed via a status bit. This status bit designates which general register stack is to be utilized. The duplicate set of general registers yields dividends in a multi-task or heavy-interrupt processing environment. This additional register set can be used to provide high-speed temporary storage, thus avoiding slower main memory storage of working variables.

The two 16-bit status registers and the program address register represent the machine status of the AN/UYK-20. When these registers are collectively referenced, they are called the program status word (48-bit PSW). The P-register indicates the next instruction to be executed. This instruction may be a 16-bit single-word instruction or a 32-bit double-word instruction. Program control can be modified by using an instruction which manipulates the contents of the P-register.

Status register 1 contains bit information concerning condition code settings, overflow, and carry bits, interrupt codes, and numerous other machine indications (Figure III-2).

# AN/UYK-20 FUNCTIONAL ARCHITECTURE





Figure III-1 [22]



# STATUS REGISTER 1



## CONDITION CODES

SR BITS 8 and 9	ARITHMETIC	COMPARE
00	0	$(R_d) = (R_m) \text{ or } (Y)$
01	>0 (POS)	$(R_d) > (R_m) \text{ or } (Y)$
10	Not Used	Not Used
11	<0 (NEG)	$(R_d) < (R_m) \text{ or } (Y)$

Figure III-2 [23]

Status register 2 holds control bits for direct or indirect addressing, and holds interrupt codes. Interrupt processing routines set bits in the interrupt code field corresponding to the IOC interrupt (Figure III-3).




Figure III-3 [23]

The real-time clock and monitor clock registers provide program-controlled interrupt capability which is useful for timing and synchronizing program segments with real-time events. The real-time clock (RTC) is a 32-bit register used as count-up storage while the monitor clock (MON) is a 16-bit count-down register. A one kHz internal oscillator controls the counting speed of both registers. An optional

external clock operating at a frequency up to 50 kHz is also available.

Interrupt processing in the AN/UYK-20 is conducted using a priority level scheme which classifies interrupts into three priority levels (classes). Interrupts within the same class are assigned a priority ranking and a code which identifies which processing routine to execute. During interrupt handling, all interrupts of the same level or lower level are locked out until the CP is completed processing the current interrupt. Higher priority interrupts can override the lockout and cause the CP to honor them first, holding the lower level interrupts in abeyance until higher level interrupt processing is completed. The highest priority interrupts are hardware malfunctions, followed by software interrupts, and at the lowest level, IOC interrupts.

Permanent locations in memory corresponding to each interrupt class hold the PSW and RTC when an interrupt is being honored. Likewise, other permanent memory addresses assigned to each interrupt class hold the appropriate interrupt routine entrance location to be loaded into the PSW.

Memory addressing is accomplished using 64 page address registers which separate memory into 1024-word pages. Absolute addresses are formed by isolating the upper six bits of the relative address to find the page address register number, and then concatenating the lower six bits of the

page address register contents with the lower ten bits of the relative address (Figure III-4). Any operation that stores into memory sets the most significant bit of the page address register used in generating the address.

Some additional hardware features of the AN/UYK-20 are those functions available on the maintenance panel of the machine itself. These include a breakpoint feature which allows an operator to insert from the panel an address which causes the AN/UYK-20 to stop execution when the selected address is referenced. Other available toggles allow halting execution programmatically using Key 1 or Key 2 on the maintenance panel. These additional hardware features are useful debugging tools.

# MEMORY ADDRESS GENERATION




Figure III-4 [22]



## B. INSTRUCTION FORMATS AND REPERTOIRE

### 1. Repertoire of Instructions

The AN/UYK-20 instruction set is composed of nearly 260 separate instructions designed to be both versatile and comprehensive. Both single-word (16-bit) and double-word (32-bit) instructions are available. Some of these instructions are specifically designed to meet the requirements of a real-time environment. A few sample instructions include:

- a. Local jump - used to facilitate loops, saving several steps in program execution.
- b. Reverse register - used in a communication environment when data is received in one sequence but must be transmitted in reverse sequence.
- c. Set bit, clear bit, and test bit - used to test individual bits in registers saving considerable execution time in programs that communicate via flags and status words.

Additional flexibility is provided when the 'math pac' hardware option is included in the AN/UYK-20 configuration. Some 33 additional opcodes are added to the instruction set in order to increase the computational capabilities of the machine. An instruction for square root, double precision multiply/divide instructions, as well as hardware trigonometric and hyperbolic functions which utilize coordinate conversion algorithms (cordic) are included.

Single-word instructions are generally employed when manipulating operands in high-speed registers. Double-word instructions are used in operations involving direct or indirect addressing with or without indexing, or supplying 16-bit constants to programs. Typical instruction speeds for a single-word versus a double-word instruction are:

	SINGLE-WORD	DOUBLE-WORD
ADD	.75 - 1.5 usec	1.5 - 2.25 usec
LOAD	.75 - 1.5 usec	1.5 - 2.25 usec
MULTIPLY	3.8 - 4.0 usec	4.4 - 4.6 usec
DIVIDE	6.8 - 7.0 usec	7.4 - 7.5 usec

Nearly all instructions affect condition bits in status register 1. The AN/UYK-20 sets these bits as a result of two types of operations. Most instructions that do not involve compare logic are categorized as arithmetic instructions. When the result of the arithmetic operation is determined and is about to be stored in memory or a register, a condition code is set indicating whether the result is positive, negative, or zero. Compare instructions set the condition bits based on a greater than, less than, or equal to comparison of two registers or a register and the contents of a memory address.

Two other bits in SR1 are set as a result of computational or shifting instructions. The overflow designator is set whenever an arithmetic or shift operation requires more bits than are provided for in a register (16 bits).

The carry designator is set when an arithmetic operator generates a carry beyond the most significant bit of the register.

The AN/UYK-20 allows five different types of operand formats: single-length, byte, literal, optional floating point, and double-length. Single-length operands are 16-bit values with the sign bit assumed to be in the most significant bit. In arithmetic calculations, the single-length word is assumed to be a two's complement integer. Byte operands are considered 8-bit unsigned integers, and can be the most significant or least significant half-word of a memory location. Literal operands are 4-bit unsigned integers denoted by the 'm' field of a literal type instruction. Floating point operands are formed using two adjacent registers or memory locations with fields containing the sign of the fraction, the characteristic, and 24 bits of the fraction.

Double-length operands are concatenated from two adjacent registers or two adjacent memory addresses. The most significant half of the double-length operand is contained in the low-order register or memory address, and the least significant half in the next sequential register or address. The sign bit for both words resides in the high-order bit position of the most significant half-word and when used in an arithmetic calculation, the double-length operand is treated as a two's complement integer. Instructions involving double-length operands require the low-order

register or memory address to be even, since the adjacent cell address is formed by 'OR'-ing a 1 in the least significant bit of the address.

## 2. Instruction Format

The AN/UYK-20 has five different instruction word formats, designated by two-letter mnemonic codes. These codes are: RR (Register-Register), RL (Register-Literal), RI (Register-Immediate), RK (Register-Constant), and RX (Register-Index). Each of these formats are designated in the instruction word by a combination of the opcode field and the subfunction code. Registers are identified in the 'a' and 'm' fields of the instruction, and are referred to by the notation  $R_a$  and  $R_m$ . The 'v' field is treated as an address or arithmetic constant, depending on the instruction (Figure III-5).

The format RR single-word instructions perform operations involving the registers specified by the 'a' and 'm' fields. No memory references are made to access operands, causing considerable savings in execution time. The 'a' or 'm' field may be used to index special operations on registers.

Format RL instructions use a 16-bit instruction word, using one or two general registers. The 'a' designator selects the general register  $R_a$  or register pair  $R_a, R_a + 1$ . The 'm' designator contains the 4-bit literal value which will be used in the instruction.

# INSTRUCTION FORMATS

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RR	Op*				U				a				m			

a selects  $R_a$ ; m selects  $R_m$ .

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RL	Op*				U				a				m			

a selects  $R_a$ ; m contains 4-bit constants.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI-1 Local Jump	Op*				1				d							

d is signed number of instructions to jump, relative to current position.  
(+ is forward; - is backward)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI-2 Indexed Memory	Op*				1				a				m			

a selects  $R_a$ ; m selects  $R_m$ ;  $R_m$  selects memory address.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RK	Op*				2				a				m				y															

a selects  $R_a$ ; m  $\neq 0$  selects  $R_m$ ; m = 0 selects 0.  
Operand = y +  $R_m$  or 0.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RX	Op*				3				a				m				y															

a selects  $R_a$ ; m  $\neq 0$  selects  $R_m$ ; m = 0 selects 0.  
y +  $R_m$  or 0 selects memory address.

\*Op is operation code

Figure III-5 [23]



RI format single-word instructions are separated into two categories. RI Type 1 instructions are local jump instructions where the P-register is increased or decreased by the 'd' field in the instruction. The 'd' field represents the two's complement deviation value and allows the P-register to be altered a maximum of +177 octal or -200 octal. RI Type 2 instructions involve operations that use the general registers Ra and Rm, and a memory address specified by the contents of Rm.

The format RK instructions contain 32 bits of information. The upper 16-bits contain the operation code and the designator fields. The 'a' field selects the general register Ra, and the 'm' field denotes how the next word, containing 'y', is to be used. If 'm' equals zero, then the effective operand address Y, equals 'y'. If 'm' does not equal zero, then Y is formed by adding the contents of Rm to 'y'.

Format RX are double-word instructions similar to the RK instruction that use direct and indirect addressing techniques determined by the 'm' field. If the 'm' field equals zero, then direct addressing without indexing is employed, with the effective operand address formed from the 'y' field itself. If the 'm' field equals 1 through 7, 11, 13, 15, or 17 (octal), then direct addressing with indexing is employed. The effective operand address is formed by adding the contents of Rm to 'y'. An 'm' field value of 10, 12, 14, or 16 (octal) indicates indirection is to be

employed, and the indirect address control fields in status register 2 contain information which is used to generate the effective operand address or a pair of indirect words. When the control fields equal 0 or 1, then direct addressing with indexing results. If the control field equals 2, then the contents of the first indirect word (IW1) is located at 'y'. Finally, if the control field equals 3, then IW1 is located at 'y' indexed by the contents of Rm. Indirect word format is shown in Figure III-6. Cascaded indirection is possible provided that the indirect words are properly encoded.

Byte addressing is accomplished using RX format instructions. A byte identifier (B) is used to determine which half-word (8-bit) is to be referenced. If B equals 0, then the most significant half-word in address Y is the operand byte. If B equals 1, then the least significant byte at Y is the operand. The least significant bit in the indexing register is used as the byte identifier, and the remaining 15 bits are used as the indexing value for finding Y. Indirect byte operand addressing formulae are included in Figure III-6. The following formulae apply for direct byte operand addressing:

$m=0$ ,  $Y=y$ , and  $B=0$


$m=1-7, 11, 13, 15, \text{ or } 17$  octal

$Y=y + (Rm)/2$  and  $B=\text{LSB of } (Rm)$

The preceding section has described the fundamentals of the AN/UYK-20 instruction formats. References 21 and 23 should be consulted for further information concerning instruction formats and decoding.

BEST AVAILABLE COPY

#### INDIRECT WORD FORMATS



OCTAL J VALUE	ADDRESS DETERMINATION
0	$Y = IW2$ ; if byte mode, upper byte is used.
1	$Y = IW2 + (Rx)$ ; if byte mode, LSB of $R_x$ determines byte. *
2	$Y = IW2 + (Rm)$ ; if byte mode, LSB of $R_m$ determines byte. *
3	$Y = IW2 + (Rm+1)$ ; if byte mode, LSB of $R_{m+1}$ determines byte. *

I = 0, DIRECT ADDRESSING, OPERAND AT ADDRESS Y

I = 1, CASCADED INDIRECT ADDRESSING, NEW INDIRECT WORD 1 AT ADDRESS Y

\* To determine the operand address when in byte mode, the contents of  $R_x$ , or  $R_m$ , or  $R_{m+1}$  are right shifted 1 bit position and zero filled in the left most position

Figure III-6 (23)

#### IV. BURROUGHS D-MACHINE

##### A. HARDWARE DESCRIPTION

The microprogramming facility at the Naval Postgraduate School is composed of a Burroughs Interpreter-Based system. This system possesses the characteristic of being dynamically microprogrammable and is designed using a simple building block structure. A typical system is made up of a number of interpreters (processors), main memory modules, and input/output devices, along with a switch interlock device (SWI) controlling data flow on the data bus connecting the interpreters to main memory and peripheral devices. The heart of the system is the interpreter, also referred to as the D-machine.

A D-machine possesses five functional modules: the logic unit (LU), the control unit (CU), the memory unit (MU), nanomemory (NM), and microprogram memory (MPM). The system presently installed in the Computer Science Department combines nanomemory and microprogram memory into one functional unit. The architecture of the D-machine is designed around 8-bit word slices. Word lengths from 8 bits to 64 bits are permissible using the same functional unit (Figure IV-1).

# INTERPRETER BLOCK DIAGRAM




Figure IV-1 (b)



The D-machine used for this thesis has been configured as a 32-bit word processor. Reference 17 provides a thorough and concise description of the architecture of an interpreter-based microprogramming system. Reference 6 details the specifics of D-machine microprogramming which must be thoroughly understood by the programmer.

### 1. Logic Unit

The D-machine's logic unit performs shifting, arithmetic, and logic functions and contains scratch pad registers and data interfaces for the switch interlock. All adder operations are performed using two's complement arithmetic, and shifting is accomplished in a matrix of gates called the barrel switch.

The scratch pad registers A1, A2, and A3 are identical in function. They act as temporary storage registers within the D-machine and serve as primary inputs to the adder. The control unit determines which register will be an input to the adder. Any of the A-registers can receive the output from the barrel switch.

The B register functions as the primary external input interface from the switch interlock. It acts as the second input to the adder and can receive certain direct inputs from the adder's arithmetic operations. The B register can be loaded from any of the following sources:

- a. The barrel switch output.
- b. The adder output.
- c. External data from the switch interlock (or control panel switches).
- d. The memory information register (MIR).
- e. The complements of four bit or eight bit carries.
- f. The barrel switch ORed with the adder, external data from the switch interlock, or MIR.

The output of the B register is filtered prior to gating into the adder. The 'filter' consists of true/complement selection gates which are divided into three sections: the most significant bit, the least significant bit, and all the remaining central bits. The output of this filter is the independent result of these sections and may be either all zeroes, all ones, or the true contents or one's complement of the contents of the respective bits of the B register.

The memory information register is the interface to the switch interlock. MIR functions as a buffer to main memory or to a peripheral device. It is an output destination of the barrel switch and its output can be sent to the B-register or the switch interlock.

The adder in the logic unit performs all arithmetic functions and can be categorized as a version of a carry look-ahead adder. The control unit can gate various combi-

nations of A, B, and Z inputs to the adder. An 'A' input is defined as an input from one of the three scratch pad registers. A 'B' input is the output of the B register's true/complement filter gates. A 'Z' input is an external input to the logic unit and can originate from one of the following sources:

- a. The output of the counter in the memory control unit (MCU) which is gated to the most significant eight bits of the adder with the remaining bits zeroed.
- b. The output of the literal register in the MCU which is gated to the least significant eight bits of the adder with the remaining bits zeroed.
- c. An optional input which is gated into the middle bytes of the adder with the most and least significant bytes zeroed.
- d. The output of the alternate microprogram count register (AMPCR) in the MCU which is gated into the least significant 12 bits of the adder (13 bits for 8K micromemory machines) with all other bits being zeroed.
- e. All zeroes.

Two inputs, selected from the A, B, or Z sources, are always gated to the adder. These inputs are referred to as X-select and Y-select. An X-select input may be either an A input or a Z input. If it is not specified, it is

assumed to be zero. A valid Y-select has either a B, Z or 1 as its input. Some Z inputs, however, are valid only as Y-select inputs. Any combination of valid X-selects and Y-selects are permissible addends, with an option of adding a one to the least significant bit. For subtraction operations, the value to be subtracted must be a Y-select; the Y-select input is subsequently two's complemented and gated to the adder. All binary Boolean operations between two adder inputs are allowed, and dynamic condition bits for overflow (AOV), all bits true (ABT), and most/least significant bit test (MST/LST) are available to the control unit for testing. Bit testing is a valuable feature for decoding instruction words.

The barrel switch is a matrix of gates that accepts parallel data from the adder and shifts the data any number of places to the left or right with zero fill. It also can right shift the word in an end-around fashion. The output of the barrel switch may be directed to any of the following destinations simultaneously:

- a. The A registers.
- b. The B register.
- c. The memory information register.
- d. The least significant 16 bits to the MCU registers.
- e. The least significant three to six bits to the control unit shift amount register (bit length depending on the word size of machine).

## 2. The Control Unit

The control unit has five major sections: the shift amount register (SAR), the condition register (COND), part of the control register (CR), the decoder for microprogram memory content, and clock control. This module of the D-machine manages the functions of the processor, and is directly responsible for logic unit operation.

SAR and its associated logic control shifting operations by loading shift amounts into SAR and generating the required controls indicated by the current microinstruction for the barrel switch. In addition, the SAR's logic generates the 'word length complement' of the SAR contents where the complement is defined to be that amount which would restore the bits of a word to their original position after an end-around shift of  $N$  followed by an end-around shift of the 'complement' of  $N$ . For example, if an end-around right shift of 20 was required in a 32-bit D-machine, another end-around shift of the complement of 20 (12) would be required to restore the contents to its original value.

The condition register has four major functions:

- a. It stores 12 resettable bits which are used as error indicators, interrupts, status, and lockout indicators.
- b. It selects one of 16 condition bits for performing conditional operations. These 16 bits are composed of the 12 condition bits of the



condition register plus the 4 dynamic conditions generated by the LU adder during the present clock time.

- c. It decodes bits from the memory for resetting, setting, or requesting the setting of designated bits of the condition register.
- d. It resolves priority between interpreters in the setting of global condition bits (GC), thereby providing a method of controlling inter-  
interpreter lockout.

The control register stores the control bits of the 56-bit microinstruction that are not being used in the first phase of the execution cycle. The control register is subdivided into sections which are used by the memory control unit, the logic unit, and the control unit during the execution phase of a microinstruction. For a description of timing and phases, see section C of this chapter.

### 3. Memory Control Unit

The memory control unit provides the basic addressing interface between the D-machine and both main memory (S-memory) and microprogram memory (M-memory). One MCU can address 64K words (256K bytes) of main memory, and if the D-machine is configured with a second MCU, a maximum of 128K words can be addressed.

The memory control unit has three major sections:

- a. The microprogram address section controls the addressing of microprogram memory and the sequencing of microinstructions. It contains the microprogram count register (MPCR), the alternate microprogram count register (AMPCR), the incrementer, the microprogram address controls register, and their associated logic. For standard 4K M-memories, the MPCR and AMPCR are 12 bits long. For 8K M-memories, MPCR and AMPCR are 13 bits in length (the D-machines installed at the Postgraduate School employ 8K M-memories). AMPCR is a Y-select input to the logic unit adder.
- b. The memory/device address section contains the 8-bit memory address register (MAR), two 16-bit base registers (BR1 and BR2), output selection gates, and associated control logic. When forming a memory address, the lower eight bits of a base register and MAR are concatenated. The concatenated 24-bit contents of BR1/ BR2 and MAR (BMAR) is a valid Y-select input to the logic unit adder.
- c. The Z register section contains two registers which are Z inputs to the logic unit adder. The literal register (LIT) is an 8-bit register into which constants are loaded. An 8-bit counter (CTR) is used in conjunction with a counter overflow condition bit to control iterative

looping. The Z register section also contains selection gates for the loadable counter and its associated logic.

#### 4. Microprogram memory (M-memory)

A D-machine may have a dual or single microprogram memory scheme. As indicated earlier, the D-machines used in this emulation project had a single microprogram memory, consolidating the microprogram memory and nanomemory into one 56-bit programmable store memory, often referred to as M-memory. Microprograms, consisting of 56-bit microinstructions, are dynamically changeable by the user, thus distinguishing the D-machine as an extremely flexible computing device.

The sequencing of microprogram instructions is controlled by a condition bit procedure which determines the successor command to be executed. M-memory provides data to the condition testing logic which then determines which condition is to be tested. The output of the condition testing logic is a true/false signal that is gated to the successor selection logic. This logic then selects between the three true and three false successor bits also provided by the M-memory word. The three selected bits provide eight possible successor combinations:


- a. WAIT Repeat the current instruction.
- b. STEP Step to the next instruction.
- c. SKIP Skip the next instruction.
- d. JUMP Jump to another M-memory address.
- e. RETN Return from a microprogram subroutine.
- f. CALL Call a microprogram subroutine.
- g. SAVE Step and save the instruction address.
- h. EXEC Execute one instruction out of sequence.

The particular successor command chosen controls gates which select the appropriate M-address from MPCR or AMPCR and provides incrementing logic for generating the next M-memory address. Except for the EXEC command, the MPCR is loaded with this M-memory address.

## B. NPS MICROPROGRAMMING FACILITY

### 1. Physical Description

The Computer Science Department of the Naval Postgraduate School possesses a Burroughs Interpreter-Based System consisting of three interpreters (processors) also known as D-machines, a 64K 32-bit word, main memory module, a card reader, a dual cartridge disk drive, a line printer, and a Datamedia 2500 CRT functioning as a supervisor's console (Figure IV-2). All input and output is performed through a single D-machine processor, hardware configured with device dependent ports (DDP) for peripherals and the external clock.



NAVAL POSTGRADUATE SCHOOL MICROPROGRAMMING FACILITY  
BURROUGHS INTERPRETER-BASED SYSTEM

Figure IV-2



After initial light-off and bootstrap, the system is configured into two Burroughs 6700 - LIFO ALGOL Stack-machines, each addressing 32K of memory and each communicating with the input output processor (IOP) in a pseudo-multiprocessing environment. Software, written in ALGOL, is provided which runs on the B-6700 system. A resident monitor control program and disk file manager control the maintenance of system files and the execution of jobs in a batch environment. Both D-machines compete for system jobs input from the card reader or CRT. Other software available includes an ALGOL compiler (a derivative of ALGOL 60), a microprogram translator called TRANSLANG, a line editor, and a simulation program for microprograms. TRANSLANG provides the medium by which microprograms are written. User microprograms loaded into a D-machine change its identity and destroy the Stack-machine previously loaded.

## 2. Input/Output Interface

Pivotal to the operation of the Burroughs system is the input/output interface. Only one processor, the IOP, communicates with peripherals, and the other D-machines, configured as Stack-machines, must compete for its services. The IOP communicates asynchronously, using a conventional 'handshake' method. Since all interpreters have access to the main memory module, a communications link has been established using the upper two 32-bit words of main memory. If a Stack-machine wishes to communicate with the IOP, it places a message into address 65,535 known as the 'mailbox',

and issues an interrupt (INT) to the IOP. The IOP periodically tests INT, and if set, will retrieve the contents of the mailbox (and mailbox - 1 if required) and perform the desired operation. The other Stack-machine is locked out from interrogating the IOP until it has completed processing the request. Normally, the operation requires transferring a buffer to some output device. When the IOP has completed honoring the request, it places a completion code in the mailbox and sets INT for the Stack-machine requesting the I/O. This interpreter must halt execution and check mailbox to see if the I/O was performed successfully, completing the handshaking process. This protocol permits both Stack-machines to perform input/output independently of each other, provided both maintain strict memory boundaries.

Another function of the IOP is interfacing character code formats between the peripherals and the other two D-machines. When the machines are configured as Stack-machines, characters are passed to the IOP in 6-bit BCL (Burroughs Common Language). The IOP must convert this character set to ASCII for output to the line printer and CRT. A similar translation must be made for input data converting from either EBCDIC or ASCII depending on whether the input source is the card reader or the CRT.

### 3. Memory Interface

Since all three D-machines must share the 64K of main memory, a priority scheme was developed to resolve

memory reference conflicts. The main memory module is actually a single-ported, 32-bit word, core memory which can be made to appear multiported using a switch interlock unit (SWI) developed by Burroughs. The switch interlock controls the main data bus of the system, and resolves conflicts using a priority scheme. The D-machine with the highest priority is the IOP, with the priority of the other two machines being relative to their physical proximity to the IOP. Once a memory reference has been made, a D-machine may continue execution without waiting for a completion signal from the switch interlock. Although this technique of memory referencing minimizes unnecessary delay, it restricts the program from changing the read or write addresses or the content of MIR (write only) prior to a completion signal.

#### C. MICROINSTRUCTION TIMING

The Burroughs D-machine initiates a microinstruction once every clock cycle. The D-machines utilized for the AN/UYK-20 emulation operated from a one MHz internal clock, which produced a clock pulse once every microsecond. A D-machine designed with an eight MHz clock, emitter-coupled logic (ECL), and a faster memory cycle time, however, could execute eight times faster. This implies that advances in circuit technology can permit emulations to achieve improved speed and performance with no change in the microprograms.

Every microinstruction is executed using one or more sequential time periods, called phase 1, phase 2, and phase

3. A phase is a constant interval of time equivalent to one clock duration measured from the trailing edge of each successive clock pulse. Some microinstructions only require phase 1 to complete execution. Some require phase 1 and phase 3, and still others require phases 1,2, and 3. A new microinstruction is initiated at each clock cycle, allowing for overlapping of microinstruction execution in phase 1 and phase 3.

Microinstructions consist of two types. In a type 1 microinstruction, events can take place in all three phases:

Phase 1: condition testing, (conditional) external operations or (conditional) logic operation initiation after completion of a prior logic operation, and successor memory address control.


Phase 2: a holding phase for phase 3 logic operation controls.

Phase 3: the completion phase for logic unit operations and destination register gating specified by logic operation.

During the optional phase 2 period, a type 1 microinstruction execution completion is held in abeyance while a subsequent type 2 instruction is executed. A type 2 microinstruction requires only phase 1 to complete execution, and involves literal assignments to three registers: LIT, SAR, and AMPCR. Phase 2 may also be initiated if the

next sequential type 1 instruction does not execute its conditional logic operation and therefore can complete its execution in phase 1 (Figure IV-3). Appendix D of Ref. 6 has a complete discussion of microinstruction timing.





M - MPM ACCESS TIME  
 COND TEST AND SUCC DET - CONDITION TEST AND SUCCESSOR DETERMINATION  
 BSW - BARREL SWITCH  
 DEST - BARREL SWITCH OUTPUT DESTINATIONS; I.E., REGISTERS (B,CTR,ETC.) AND THEIR INPUT LOGIC  
 C.R. - COMMAND REGISTER AND ASSOCIATED LOGIC  
 AIS - ADDER INPUT SELECTION FROM COMMAND REGISTER

Timing Analysis, Type I Instructions

Figure IV-3 [17]

#### D. TRANSLANG

Microprogramming on the D-machine is accomplished using a microtranslator/assembler called TRANSLANG. TRANSLANG allows the programmer to write microinstructions mnemonically without concentrating on the bit patterns that compose the microinstructions themselves. TRANSLANG is written in ALGOL, the language of the B6700 Stack-machine. Nearly the entire language of TRANSLANG is composed of reserved words recognized by the ALGOL program. Each reserved word has a special meaning which causes the translator to construct particular microinstructions. A TRANSLANG instruction is equivalent to one microinstruction consisting of the set of parallel D-machine functions performed during the clock phases. TRANSLANG is a free form language and instructions may be written in almost any order. Multiple instructions may appear on a line, separated by a period '.'. TRANSLANG constructs include iterative mechanisms, input/output, assignment functions, control transfers, and Boolean, and computational operations. In addition, TRANSLANG permits label definitions and symbolic references for program control flow. Reference 6 is the programming manual for TRANSLANG and contains the complete syntax for the language. Appendix A of Ref. 10 documents additions to the TRANSLANG instruction repertoire.

A microprogrammer may construct complicated microinstructions that perform many different tasks, some interacting closely with D-machine clock timing. Microinstruction

gating to several devices permits a single TRANSLANG instruction to accomplish some or all of the following actions:

- a. test a condition.
- b. set/reset a condition.
- c. initiate an external operation.
- d. add.
- e. shift the result of an add.
- f. store the result into several registers.
- g. increment a counter.
- h. complement a shift amount.
- i. determine the successor microinstruction.

By judiciously composing his microprogram, a programmer may minimize execution time by taking advantage of microinstruction phase overlap and using highly parallel microcode.

The TRANSLANG assembler constructs an object program consisting of non-relocatable 56-bit microinstructions. TRANSLANG maintains a cross reference table that resolves label references during assembly. The object code created is stored on a disk and may be loaded into the micromemory of a D-machine using a special control word recognized by the operating system. Once loaded, the D-machine assumes the control structure dictated by the users microprogram.

## V. AN/UYK-20 EMULATOR

### A. EMULATION DESIGN

#### 1. Functional Components

The architecture of the AN/UYK-20 emulator microprogram was developed using general guidelines provided by references and previous emulation experience on Burroughs D-machines [10]. The first decision incorporated in the emulator design was to integrate the entire emulation within one D-machine. Since the D-machines had the capacity to handle nearly 8K of microinstructions, no microprogramming capacity limitations were envisioned. The design objectives of a modularized, well-documented, structured microprogram could also be realized.

With the emulator entirely contained in one D-machine, several secondary benefits also existed. First, the emulator was more immune to hardware problems. If one D-machine was malfunctioning, the emulator could still be run on the alternate D-machine. Second, it was possible to have two AN/UYK-20 emulators resident in the system at one time. Not only would two emulators speed up testing of the individual emulation, but they would also permit their eventual use in a system configured for AN/UYK-20 multiprocessing. The third and final benefit of a totally integrated

emulator was recognized during the design of the input/output controller (IOC). Since the AN/UYK-20's IOC was capable of independent processing, an emulation of its IOC would not be possible within the same D-machine. An emulation of the IOC could be accomplished in a second D-machine, which would behave as an independent channel for the D-machine configured as the AN/UYK-20 processor. Although this emulation does not attempt to emulate the AN/UYK-20 IOC, the fact that a second D-machine exists makes its implementation a realistic extension to the project.

The emulator program organization was created following the basic guidelines of Ref. 17. The loader occupied the lowest section of M-memory with the emulator microcode following sequentially. Microprogram control passed from the loader to the emulator via the execution of a 'G' card which signified execution commencement.

The emulator microprogram was organized into three modules positioned such that forward address referencing would be minimized in the TRANSLANG assembler to save time and space. The utilities section was in the lowest portion of the emulator, since its routines were referenced frequently by the succeeding sections. Individual subroutines within the utility section were organized alphabetically.

The instruction and memory fetch routines comprised the next module. These routines incorporated all fetch options available in the AN/UYK-20 emulator.



The opcode routines occupied the last section of the emulator. The opcodes were arranged numerically with further indexing determined by the remaining fields of the individual instruction. Figure V-1 shows the M-memory mapping of the AN/UYK-20 emulator layout. Appendix F contains the emulation program listing.

## 2. Main Memory Organization

Of primary importance in the emulation design was the logical organization of the Burroughs system's main memory. Since the AN/UYK-20 was a 16-bit word machine, it was decided that only the lower half-word of a Burroughs 32-bit word would be used by the emulator. This design restriction permitted the addressing structure of the AN/UYK-20 to be directly projected on the D-machine. A one-to-one correspondence between the memory address of the AN/UYK-20 and the Burroughs system was also achieved.

Since the number of high-speed registers available in the D-machine was small, a 1K portion of main memory was reserved for the AN/UYK-20 addressable register set, the page address registers, the temporary storage space, and the emulation buffers. The mapping of the AN/UYK-20 high-speed registers to main memory greatly simplified the microprogramming requirements of the emulation, but added considerable execution time overhead. Memory access times for the mapped registers were much slower than the actual transfer

0000

LOADER
UTILITIES
-----
INPUT/OUTPUT CONTROLLER
FETCH
OPCODE ANALYSIS
OPCODE 00
OPCODE 01
OPCODE 02
OPCODE 03
• •
• •
• •
OPCODE 74
OPCODE 75
OPCODE 76

AN/UYK-20 EMULATION ORGANIZATION

Figure V-1

rates of the AN/UYK-20 registers. Figure V-2 shows the complete main memory mapping of the emulation reserved storage area.

### 3. Emulation Program Status Word

Although the emulation duplicated all the AN/UYK-20 registers, the registers which comprised the program status word (PSW) possessed unique characteristics. Status register 1 was combined with the program address register to form a single 32-bit PSW. The emulator's PSW always co-existed in the A1 register of the D-machine and in main memory during execution of AN/UYK-20 programs. The fields of SR1 were modified to include certain emulator toggles, along with the normal condition bits (Figure V-3). The condition bits for DMA and non-destructive read only (NDRO) mode were removed from the SR1 since they were hardware features of the AN/UYK-20 that would not be emulated.

Status register 2, the remaining 16 bits of the AN-UYK-20's PSW, was not resident in any D-machine registers during emulation execution for two reasons: the emulation could not afford the luxury of 48 bits of reserved register space, and SR2 was less frequently referenced than SR1 and the P-register. Consequently, SR2 had to be read from its reserved location in main memory. The contents of the upper 16 bits of SR2's memory location also contained additional emulation toggles which were used by the debugger package (Figure V-3).


# MAIN MEMORY MAPPINGS

DECIMAL ADDRESS	OCTAL ADDRESS	USE
*****		
0 - 15	0 - 17	GENERAL REGISTER STACK 1
16 - 31	20 - 37	GENERAL REGISTER STACK 2
32	40	PROGRAM STATUS WORD
33	41	BREAKPOINT REGISTER
34	42	STATUS REGISTER 2 (SR2)
35	43	NEXT LOAD ADDRESS
36	44	CLOCKTIME
37	45	REAL TIME CLOCK
38 - 43	46 - 53	WORKSPACE (TEMP STORAGE)
44 - 49	54 - 61	STACK (TEMP STORAGE STACK)
50 - 53	62 - 65	I/O COMMAND WORDS (IOCW)
54 - 119	66 - 167	UNUSED
120 - 121	170 - 171	HEX ADDRESS FOR INPUT
122 - 141	172 - 215	INPUT CARD BUFFER
142 - 152	216 - 230	UNUSED
153 - 185	231 - 271	OUTPUT PRINT BUFFER
186 - 205	272 - 315	CRT BUFFER
206 - 229	316 - 345	ERRORLIST
230 - 767	346 - 1377	UNUSED
768 - 1023	1400 - 1777	PAGE ADDRESS REGISTERS


Figure V-2

AN/UYK-20 EMULATION  
PROGRAM STATUS WORDS (PSW)

ACTIVE PSW: RESIDES IN LU REGISTER A1 (MEMORY ADDRESS 32)



INACTIVE PSW: RESIDES IN MEMORY ADDRESS 33



\* FIELDS ADDED FOR USE BY THE EMULATOR

Figure V-3



#### 4. D-Machine Registers

With only a limited number of high-speed registers available in the D-machine, the emulation design had to include a well-developed plan for their usage. Since only seven registers in the D-machine were 16 bits or longer, they were used exclusively for manipulating the AN/UYK-20 addresses, instructions, and data. The register environment had to be consistent throughout every execution cycle to allow utility routines to be called in the same manner by all opcode subroutines. The primary goal of the emulation was to use as few memory references as possible to conserve execution time and memory space. Judicious use of the existing registers was a necessity.

Several factors had to be considered before selecting a register for a particular function. The most important consideration was its flexibility within the D-machine. The B register, for example, was used as a general purpose register, since its contents could be gated through a masking filter prior to being utilized. A second factor was the type of operand it could contain. Double-word operands (32-bit) could only be stored in the 32-bit logic unit registers while 16-bit operands could also be stored in the memory control unit registers.

The A1 register contained the emulation's 32-bit program status word (PSW) at the commencement of the emulator program. It was not affected by individual instruction

microcode, except when incrementing the PAR, or when a particular instruction modified the PSW. Emulator toggles resident in SR1 could not be altered by an AN/UYK-20 instruction because their settings were independent of program execution.

The A3 register held the instruction word for the duration of its execution cycle. Each field of the instruction could be decoded and interpreted from the A3 register without having to retrieve it from memory. Once the instruction had been completely decoded, A3 was made available as a scratch pad register.

The A2 and B registers were used as scratch pad registers during each opcode execution cycle. In general, their contents were volatile, except when they were specifically documented in the the program listing. The contents of A2, for example, was not altered in the EMULIN subroutine, because of its use in the calling fetch routine. A2 and B were manipulated as either single or double-word operands during the arithmetic operations.

The only remaining logic unit register was the memory information register (MIR). MIR was used for storing information into memory and as a temporary storage location. Intermediate results were deposited in MIR during instruction execution and returned through the B register.

The base registers, BR1 and BR2, were used as storage for addresses and single-length operands, and for

temporary storage of intermediate results. In addition, all memory addressing in the emulation was accomplished using the lower 8 bits of BR2 and MAR (MAR2). These memory control unit registers had to be used carefully, because they required a sequence of several microinstructions to properly reference their contents.

#### B. LOADER

The loader incorporated into the AN/UYK-20 emulation provided a simple mechanism for loading AN/UYK-20 instructions into main memory (S-memory) of the Burroughs microprogramming system (Figure V-4). Its control word repertoire was flexible, allowing a variety of AN/UYK-20 program environments. Job control statements were included to execute and halt individual programs anywhere in S-memory.

The loader module consisted essentially of a scanner and a translator written in the microcode. Information was read into a 20-word buffer from cards or CRT input, then the buffer contents were scanned for control code consisting of one or more characters. Once these characters were interpreted, control was passed to the translator section which decoded the rest of the data in the buffer and performed the required function. The translator section consisted of a variety of routines that handled specific control words in the loader repertoire. The loader control statements, however, had to appear in a logical sequence (See Appendix A). All loader control statements are contained in Appendix B.

# AN/UYK-20 LOADER




Figure V-4



The actual interface pipeline between the loader and the emulator consisted of two small emulator utility routines which started and stopped the external clock of the Burroughs microprogramming system. These routines were inserted for emulation timing purposes, and provided a 'stop watch' for AN/UYK-20 programs. The time recorded (in milliseconds) by this 'stop watch' was placed in a reserved memory location in the emulation memory map, and could be read using either a trace control instruction ('T'), or a machine status control word ('M').

#### C. THE FETCH MODULE

In order to emulate AN/UYK-20 execution and memory referencing, fetch microcode was developed which incorporated memory addressing algorithms and instruction fetch routines. Since both data and instructions were equally accessible from the processor, the memory addressing scheme was closely linked to the instruction fetch concept. Data and instructions could be interspersed throughout memory, and proper program execution required that the program address register point to an instruction word.

The emulation used two routines for memory addressing, EMULIN for reading, and EMULOUT for writing (Figures V-5, V-6). These subroutines performed both paging and breakpoint checking, depending on toggles set in the program status word. Paging was incorporated into the emulation in order to gauge the execution overhead required in emulating



the AN/UYK-20's paging scheme. The paging scheme implemented in the emulator divided main memory into 256-word pages, instead of 1024-word pages used by the AN/UYK-20. Since the Burroughs D-machine was organized for 256-word pages, the microprogramming required for the paging was straightforward. The 256 page address registers resided in the emulator's memory mapping, each initialized to the page number corresponding to their relative address (0-255). The paging algorithm imitated the AN/UYK-20's method of page addressing, and included the setting of a page modification bit.

The breakpoint option was added to provide a method of debugging AN/UYK-20 programs, once the emulation was completed. EMULIN and EMULOUT tested toggles set in the PSW to determine if breakpoint read, write, or both was desired.

The memory addressing convention required all memory references from 1K to 64K to use EMULIN and EMULOUT. All memory references to the memory mapping area (0-1023) did not use these routines, but instead utilized absolute memory referencing microcode.




Figure V-5




Figure V-6

The instruction fetch routine (IFETCH) retrieved instructions from main memory based on the contents of the program address register. Since IFETCH used EMULIN to read the instructions from memory, it could operate in a paging environment, with or without breakpoints (Figure V-7). IFETCH was also responsible for incrementing the PAR, and for testing the trace toggle prior to fetching an instruction. IFETCH was capable of retrieving any instruction word in the program address space (1024-65,535). In the event that the upper memory limit was reached, IFETCH would set the PAR to 1024 and continue execution. Trace toggle testing was inserted into IFETCH as part of the built-in debugging package. Since IFETCH was called prior to every instruction, it was the logical choice for placing a call to the debugger.

AN/UYK-20 IFETCH




Figure V-7



#### D. OPCODE IMPLEMENTATION

All of the 205 individual instructions emulated were microprogrammed using an identical instruction decoding mechanism. The routines that performed the required operations were terminal nodes on a large tree network, whose root was the OPCODE routine. OPCODE fetched an instruction and isolated the operation code field. The binary value of the opcode field was an index to an operation jump table containing individual opcode M-memory addresses. Within each opcode routine was microcode which isolated the sub-function 'f' field of the instruction and used its value as an index to the next level of opcode analysis. Depending on the opcode, this last jump could identify which instruction was to be performed. If it did not, further analysis of the 'm' or 'a' fields provided the final index to the instruction. Instruction formats are described in Appendix C.

After the instruction had been executed, control passed back to the opcode routine, and then the execution cycle was repeated for the emulation of the next AN/UYK-20 instruction. The AN/UYK-20 programmer could cause this microprogram loop to be exited by either inserting an executive return instruction (03,0,a,00) which caused a 'priority interrupt' and halted program execution, or by coding an instruction that was not implemented, not assigned, or caused a division overflow. The last three cases caused an execution fault, while the former resulted in normal program termination (Figure V-8).

# AN/UYK-20 EMULATION GENERAL STRUCTURE




Figure V-8

The instruction fetch mode of OPCODE assumed that the PAR always pointed to an instruction word. Double-word instructions always had their 'y' field fetched after they were determined to be two words in length. Conditional double-word instructions performed their condition test before the 'y' field was fetched. If the test failed, the PAR was incremented by two prior to returning to OPCODE for continued execution.

The OPCODE routine was also written to accommodate the AN/UYK-20 'remote execute' instruction. When this operation was performed, a bit was set in the PSW which would indicate that one instruction out-of-line was being executed. For this operation, the current PSW was stored in memory, and the PAR was loaded with the address of the instruction to be executed. The OPCODE routine always checked the remote execute bit during an instruction cycle. If the bit was set, it would fetch the instruction indicated by the remote execute PAR, and restore the actual PAR, incremented by two, into the PSW.

Some of the opcode repertoire of the AN/UYK-20 was not emulated. Those instructions that were not emulated, however, retained slots in the opcode hierarchy for future inclusion. Any instruction not implemented by the emulator caused the machine to fault, and printed an error diagnostic on the selected output device ('NOT IMPLEMENTED - EXECUTION ENDS '). Similarly, locations were reserved for those instructions not assigned by the AN/UYK-20 were reserved

locations in the emulation . This permitted the emulator to be responsive to any future AN/UYK-20 hardware modifications. Whenever an instruction to be executed was not assigned, the emulator generated a fault interrupt and printed an error diagnostic on the selected output device ('FAULT INTERRUPT - EXECUTION ENDS').

#### E. UTILITIES

Although each emulated instruction performed different operations, each depended upon a common set of utility subroutines to accomplish their task. These subroutines varied in complexity, but each performed a function that contributed to successful instruction execution. A simple operation often required register addressing, condition code setting, and memory addressing, before the task was completed.

Utility subroutines were included in the emulation whenever feasible to simplify microprogramming and to alleviate programming redundancy. These subroutines were called using the successor command constructs available in TRANSLANG. Depending on the purpose of the utility routine, parameters were passed via D-machine register(s) or condition bit(s). This information was utilized by the utility in determining what operation was to be performed. In the carry subroutine, for example, a local condition bit was passed which indicated the appropriate condition code to be inserted into the PSW. A more complex example, the RX



format utility routine, required two parameters to be set by the instruction. Register A3 contained the instruction word and LC2 was set or cleared depending on whether or not byte formatting was required. The RX routine called other routines and could perform considerable processing before the final result, the effective operand address, was returned to the calling routine via the B register.



The utility section encompassed a number of routines which performed complex data manipulation. Arithmetic utilities for multiplication, division, and square root were accessed by nine separate AN/UYK-20 instructions. Indirection routines, which were called by the RX format routines, emulated the AN/UYK-20 cascaded addressing capabilities. A general purpose move subroutine permitted up to 256 cells of main memory to be moved from one location to another. This routine was used by the emulator's error diagnostic utilities, as well as the load and store multiple address register instructions.

#### F. INPUT/OUTPUT CONTROLLER


Although the AN/UYK-20's IOC was not emulated, several of its design features were imitated in creating a general purpose input/output controller for the emulator. The input/output command instruction (35 RR) initiated the I/O sequence, and reserved several cells in the memory mapping for I/O control words (Figure V-9). These control words contained fields which indicated what peripheral device was




AN/UYK-20 EMULATION  
INPUT/OUTPUT COMMAND WORDS



BUFFER ADDRESS  
THE MICROCODE ALTERS THE IOCW + 1  
DURING BUFFER TRANSFER



BUFFER SIZE  
USED FOR CRT OUTPUT



NUMBER OF SECTIONS  
USED FOR DISK TRANSFERS (NOT IMPLEMENTED)  
\* CODE: 00 - CRT  
01 - PRT (OUTPUT)/CRD RDR (INPUT)  
10 - DISK (NOT IMPLEMENTED)

Figure V-9

selected, the number of buffers that would be passed, whether input or output was desired, and where the buffer was located. Two additional words were reserved for control data required to interface with the disk and the CRT. The disk input/output microcode was not incorporated into the controller, but the framework was provided so the IOC could be readily inserted in the future.

The emulator's IOC section was located in the utility section of the emulation, and operated asynchronously with the Burroughs IOP. Since the IOC was collocated with the emulator in the same D-machine, it was not capable of independent processing. Once it was initiated, emulation execution waited until input/output was completed. The emulation had to use the Burroughs Common Language, since the IOP was microprogrammed to accept only this character set from other D-machines.

In order to transfer a 33-word line printer buffer to the IOP, the AN/UYK-20 emulator IOC had to use 66 AN/UYK-20 words. In order to send 20 words to the CRT, the IOC had to construct a 40-word buffer. The COMPRES subroutine packed an AN/UYK-20 buffer of 66, 16-bit words into a 32-bit, 33-word buffer, suitable for output to the IOP.

Similarly, on input, a 20-word IOP buffer from the card reader or CRT expanded into a 40-word AN/UYK-20 buffer. In this case, the EXPAND subroutine split every packed 32-bit word of the IOP's buffer into two 16-bit words, suitable for processing by the emulator. These additional data transformations were required because of the buffering requirements of the Burroughs IOP.

## VI. EMULATION TESTING

### A. METHOD OF TESTING

The fundamental testing technique utilized throughout the development of the emulation consisted of three distinct phases: 1) each module was independently assembled and debugged until successful assembly was achieved, 2) each program segment was then tested for accuracy of the intended operation, and 3) the composite emulation program was tested under actual program conditions allowing for interaction among several modules. A debugging package, which was developed early in the emulation project, was the primary test vehicle for verifying emulation coding. Development and testing of the loader was, however, completed prior to the creation of the debugger.

Loader testing was accomplished by monitoring the control panel lights and synthetically halting program execution via the insertion of 'WAIT' statements, forcing the desired register to be transferred to 'MIR', and then re-examining the panel lights. This process was extremely tedious and time consuming but proved to be an invaluable tool for recognizing peculiar TRANSLANG constructs and microinstruction execution side effects.

Each module was subjected to an extensive desk checking process in order to reduce trivial assembly errors before running it on the machine. After a successful assembly had been achieved, the code was merged with previously existing assembled modules. The emulator was expanded as more modules were added, with utility routines being incorporated prior to the opcode programs.

Initially, the loader was designed, programmed, and thoroughly tested prior to the microprogramming of any AN/UYK-20 instructions or utilities. With the loader implemented, the emulation of the UYK-20 instruction repertoire could proceed with a minimum of loader induced problems.

Independent opcodes and various utility routines were added to the previously assembled programs. The final emulation consisted of a total of 205 opcodes, a set of utility programs, and a workable loader.

In the next phase of testing, every module was subjected to a representative number of test cases which demonstrated how closely they compared to the documented AN/UYK-20 operation. Artificial environments were created to subject every opcode to a variety of situations. Whenever the operation of the opcode disagreed with the documented AN/UYK-20 operation, the opcode's function was thoroughly researched. The opcode's side effects were categorized and questions formulated. Often the answers could only be obtained from the Univac field engineer.



To illustrate the complexity of testing, an add instruction was tested with numerous operand combinations: two positive operands, two negative operands, one of each sign yielding a negative result, opposite signs producing a positive result, and opposite signs producing a zero sum. During each addition operation, the overflow, carry, and condition bits had to be monitored in status register 1 to verify their appropriate setting. This level of detail was achieved with all of the implemented opcodes in order to produce an efficient and accurate emulation.

Throughout the entire testing scenario, which composed 20% of the emulation project, the debugger routine (DUMPREG) provided the necessary information for examining opcode execution. A representative sample debugger output is provided in Appendix D.

DUMPREG permitted a snapshot of both AN/UYK-20 general register stacks, PSW, SR1, and SR2, in addition to the D-machine registers (A1, A2, A3, BR1, AMPCR, MIR) and the Burroughs external clock. DUMPREG possessed sufficient flexibility to be incorporated into the microcode at any point. In the final emulator, however, the debugger is user specified, and will dump the AN/UYK-20 emulator environment either at every instruction fetch and program stop, or when called by a loader control card.

## B. SAMPLE TEST PROGRAMS

After subjecting the entire emulation to extensive testing, some representative test programs were developed to demonstrate the feasibility of the emulation and its capabilities and performance as compared to an actual AN/DYK-20. There were two programs which were selected because they incorporated numerous emulation features. The two programs were the solution of simultaneous linear equations by Cramer's rule and generation of prime numbers. It must be noted that streamlined program design was not emphasized but rather utilization of a variety of opcodes and features of the emulation.

The program for solving linear equations contained a total of 28 opcodes, requiring 28 opcode execution cycles and 43 instruction fetches. The program demonstrated all four fundamental mathematical operations, numerous store and load functions, a comparison test and a jump instruction. The capability of performing card reader input and output was added when the emulator IOC was completed.

The prime number program demonstrated 30 instructions which required 116 opcode execution cycles, and 122 instruction fetches. This program illustrated numerous comparison tests, looping structures, several jump instructions, a load multiple instruction, addition, and division. The test programs are included in Appendix E.

### C. TEST RESULTS

The performance analysis of the test programs consisted primarily of running numerous test cases, examining the results for accuracy and computing the total time required to execute the emulated AN/UYK-20 programs. The timing of the programs was accomplished by using an external clock available on the IOP. The clock time provided a fairly close representation of the emulation execution time, but it cannot be considered a completely accurate measure since the emulation must interrogate the IOP to retrieve the external clock contents. Approximately 50 microseconds are used when sampling the clock.

The time requirements of the AN/UYK-20 program execution were hand-calculated by summing the published instruction execution times as presented in Ref. 21. The emulation performance ratio (EPR) was computed merely to give an approximate indication of the emulation performance. The EPR is the ratio of measured Burroughs emulation time to the calculated AN/UYK-20 execution time. Two EPR figures are recorded: one with paging implemented and one without. The paging EPR figure is significant only in that it indicates how much additional overhead must be incurred when emulating the paging mechanism of the AN/UYK-20. The required additional execution time was about 26%. Naturally, paging overhead is directly proportional to the number of instruction fetches or memory references performed during a program.

The results of program testing are as follows:

	CRAMER'S RULE	PRIME NUMBERS
-----		
Number of Opcodes	28	30
Number of Fetches	43	122
Execution Cycles	28	116
Time w/o paging	5000 usec	13000 usec
Time with Paging	8000 usec	17000 usec
AN/UYK-20 Time	78 usec	193 usec
EPR w/o Paging	64 :: 1	67 :: 1
EPR with Paging	103 :: 1	88 :: 1
-----		

These figures represent only approximate comparisons of the two machines. These computations provide an estimate of emulation characteristics. An effective EPR without paging was projected to be 65::1.



## VII. SUMMARY AND RECOMMENDATIONS

### A. EXPERIENCE WITH HARDWARE

The emulation project provided the unique opportunity of learning about two computer systems. The Burroughs D-machine demanded a detailed knowledge of hardware operation, as well as a thorough understanding of the microprogramming language, TRANSLANG. The computer architecture and processor capabilities of the AN/UYK-20 had to be investigated and then integrated into the control store memory of the Burrough's D-machine.

On several occasions, hardware malfunctions with the Burroughs equipment prevented normal system operation. The card reader was inoperable for several weeks, and the disk drive unit had to be repaired several times. During the final three weeks of project development, one D-machine ceased to function properly. This restricted emulation testing to the remaining D-machine.

Although these hardware difficulties impeded normal progress of the project, they did not prevent the emulation from successfully being completed. If a hardware problem prevented emulation testing or debugging, other modules were designed and testing was postponed. This permitted continual emulation development regardless of the hardware



status. In addition, considerable time and effort was invested in trouble-shooting hardware malfunctions, so they could be isolated, diagnosed, and repaired.

#### B. LESSONS LEARNED

The emulation project brought together many different computer science techniques and disciplines which will be useful in future computer science endeavors. A great deal of experience in both computer architecture and operation was gained in two different types of computers. Microprogramming provided new insight into computer design and revealed many potential applications for programmable control store machines.

Since emulations normally require a large development effort, this project had to incorporate judicious system design and project management principles in order for it to be completed successfully. Careful monitoring of critical stages of the emulation, and coordination of the programming effort to meet scheduled requirements, was necessary throughout this research. The small programming team concept proved to work extremely well in this project.

Finally, several software practices were strictly followed that proved to be invaluable in constructing the emulation. First, modular programming succeeded in partitioning the emulation into discrete modules which could be designed, coded, tested, and implemented individually. The

emulation was constructed in segments, using the previously verified modules as a test bed for the new modules being built. Structured programming and prolific documentation were useful in developing each microprogram routine because they permitted each team member to understand the function of the program and how it could be used.

### C. EMULATION PROBLEMS

The most significant problem of the emulation was not having had any experience with an AN/UYK-20 and not having anyone readily available with prior AN/UYK-20 experience. This lack of knowledge created some anxiety when attempting to analyze the ramifications of individual opcodes.

The idiosyncrasies of certain opcodes were not made self-evident by the AN/UYK-20 software manuals. Consequently, numerous code modules were redesigned when more detailed information was provided by a UNIVAC field engineer. This proved to be very time consuming, inefficient, and frustrating.

Another emulation difficulty was the lack of working registers in the host machine as compared with the target machine. While the AN/UYK-20 has either 16 or 32 general registers, depending on whether the second stack option is incorporated, the D-machine has effectively only seven workable registers containing 16 bits or more. Therefore, all AN/UYK-20 registers had to be mapped into S-memory which

created much longer register read/write times. This created significant register manipulation problems which in some cases required main memory references for instructions intended to be strictly register-to-register operations. Consequently, increased execution times resulted in a higher emulation performance ratio (EPR), decreasing the overall emulation performance.

#### D. RESULTS

Emulating the AN/UYK-20 on a Burroughs D-machine required a considerable amount of preparation and planning before any results were realized. An in depth analysis of each computer's architecture and operating characteristics was conducted to insure that an emulation was feasible in the allotted time period. From the inception of the project, the goal of the emulation was to implement a standard AN/UYK-20 processor. This decision was based on the capability of the D-machine and an estimate of how much time would be involved in developing, debugging, and testing the final product. Although this goal was achieved, it was felt more time could have been devoted to testing and verifying emulation operation.

The AN/UYK-20 emulation was a highly complex microprogramming project involving numerous data structures and transfer protocols. A total of 205 AN/UYK-20 instructions were emulated out of nearly 290 instructions in the repertoire (including all IOC, math pac, and clock interrupt

opcodes). AN/UYK-20 diagnostic programs and user programs will establish the validity of the emulator's construction.

#### E. RECOMMENDATIONS AND FOLLOW-ON TOPICS

Although 205 opcodes have been implemented, tested, and developed into a working emulation, there are still many challenging avenues to pursue in creating the complete emulation package. First, testing is a continuous process and should be performed in conjunction with code optimization. A comprehensive code optimization effort could improve the EPR without sacrificing code readability.

Second, the floating point and 'math pac' options could be implemented. The addition of floating point arithmetic, trigonometric, and hyperbolic functions would significantly strengthen the scientific capabilities of the emulation. This would be an extremely strenuous undertaking but would permit more tactical data applications of the emulation, increasing its value to the Navy.

One area which could be examined is to perform a comprehensive timing analysis between an AN/UYK-20 and the emulation. This could consist of collecting numerous benchmark programs from Navy AN/UYK-20 installations, where performance data could be accurately obtained. These programs could then be run on the emulator, and analyzed with the benchmark results. The feasibility of replacing or substituting emulation host machines for target machines could be



addressed and supported by the timing analysis study.

An emulation of the AN/UYK-20 input/output controller could be incorporated into the emulation without serious difficulty. Since a second D-machine is available, the IOC channel processor instructions could be emulated and inserted into that D-machine's control memory. The independent processing characteristic of the AN/UYK-20 IOC would be fulfilled using this arrangement.

Finally, when the Burroughs system is linked with the computer science department's PDP 11/50, the AN/UYK-20 emulator could be connected to that system's peripheral resources. This would allow future incorporation of an AN/UYK-20 ULTRA assembler and a CMS-2M compiler into the PDP 11/50 system which could then produce machine language object code files for the AN/UYK-20 emulator to execute.



## APPENDIX A. AN/UYK-20 EMULATOR USER'S MANUAL

This description is designed to provide sufficient information to operate the AN/UYK-20 emulation program. It is assumed that the informal Burroughs D-machine manual in the Burroughs laboratory will supply adequate power-on instructions and solve any hardware operating difficulties which may arise.

The procedure for utilizing the AN/UYK-20 emulator can be divided into four phases:

- 1) selection of the necessary loader control cards (JCL).
- 2) selection of the AN/UYK-20 program instruction set.
- 3) implementation of phases one and two into the required card or CRT format.
- 4) actual hardware implementation on the Burroughs D-machine resulting in program execution.

Phase one can be achieved by selecting the desired loader control cards described in Appendix B. The card format is identical to the CRT format, except that the CRT requires the user to <carriage return> at the end of every line of input data.

Phase two is accomplished by creating the AN/UYK-20 program from a subset of the 205 emulated instructions.

Phase three consists of keypunching the desired JCL and AN/UYK-20 program in the format illustrated in Appendix C.

The resulting job deck will typically be assembled as follows:

```
?SMLoad TED/UYK20-OBJECT      % loads the emulator into
                                micromemory

L 00004                        % load the program into
                                page 4

C 00206 FAULT INTERRUPT-EXECUTION ENDS "

C 00214 NOT IMPLEMENTED-EXECUTION ENDS "

C 00222 DIVIDE OVERFLOW - FAULT ENTERED"

*****
other-designed JCL
*****

AN/UYK-20 Program

    03,0,a,00                  % priority interrupt
    (a = 00-17 octal)         (mandatory card)

G                              % commence program
                                execution

M (or M1)                     % machine status (reg. dump
                                at termination)

E                              % end job card
```

Finally, phase four consists of the entire program deck being loaded into the card reader. It is assumed that the IOP is at address 0015 hex, the selected interpreter is at address 0549 hex, the line printer is 'READY', and the IRQ switch is 'off'.

The IRQ switch is a three-way toggle switch mounted on the right side of the interpreter. In the up position, IRQ is 'on', horizontally it is 'off', and the downward position is used for external functions.

If either the interpreter or the IOP is not at the proper starting address, clear them by depressing the 'CLEAR' button on each unit. If this procedure does not remedy the situation, consult the user's manual in the laboratory.

Upon reading the ?SMLoad card, the system will load the AN/UYK-20 emulator object program into the micromemory of the selected interpreter. The program address counter (on the interpreter) will be at the beginning of the emulation program, address 0000 hex. At this point, the user can select CRT input and output by placing the IRQ switch to the 'on' (upward) position. If CRT input is not desired, leave the IRQ switch in the 'off' (horizontal) position. Next, force step the interpreter by momentarily depressing the FST button (uppermost push button on side panel of the interpreter). Do not hold in the FST button. This may cause some undesirable side effects.

After depressing the FST button, the AN/UYK-20 program is loaded into S-memory. If the input is expected from the CRT, the user must enter his program from the console. Otherwise, the emulator will request cards from the card reader. Once the program has been loaded and the 'G' card read, program execution begins.

After successful program termination, the program returns to the loader and asks for more input. At this point, the user may terminate his job, or start another load sequence. It should be remembered that the AN/UYK-20 emulator has been designed for monoprogramming execution. It executes one program at a time, but can execute any number of programs in sequential order if desired. When the job is terminated, the D-machine returns to its starting address (0000 hex) and awaits further processing. When the user returns to the start address, the system is effectively 'master cleared' since S-memory will be cleared prior to executing any further jobs. It is not necessary, however, to use the ?SMLoad card for additional programs or program re-runs because the emulator object code still resides in micromemory.

If the results of program execution are not as anticipated, use of either a 'T' or 'T1' option (trace card) is recommended to provide the user with a fetch-by-fetch program trace with the output to the printer or CRT respectively.

# APPENDIX B. LOADER CONTROL CARD FORMATS

## CARD COLUMNS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
-----																			
B	R																		
	W																		
	B																		
-----																			
C																			
D																			
E																			
-----																			
G																			
I	1																		
	2																		
L																			
M																			
	1																		
-----																			
P																			
R																			
S	1																		
	2																		
-----																			
T																			
	1																		
-----																			

Note: All numeric fields are in decimal.



# LOADER CONTROL CARD DESCRIPTION

Control Card Identifier		Description
B	---	The 'B' card is used to implement the breakpoint feature of the emulation. This features allows the user to specify a decimal address in columns 4-8. Column 2 must contain a R or W to breakpoint on a read or write operation respectively. The default condition is breakpoint on both read and write.
C	---	The 'C' card is used to insert character strings into memory. The character string starts in column 9 and continues until terminated by a quote symbol (") or the string reaches column 80. The decimal address where the character string will be written is given in columns 4-8. A blank or zero address field causes the character string to be inserted at the current load address.
D	---	The 'D' card is used to store decimal data from columns 16-20 into the memory address found in columns 4-8. A blank or zero address field causes the data to be inserted at the current load address.
E	---	The 'E' card is used to indicate the end-of-job and therefore is a mandatory control card for job separation.
G	---	The 'G' card or 'GO' card is used to start execution. The starting decimal address is in columns 4-8. The default value of a blank or zero address field will cause program execution to start address 01024.

- I --- The 'I' card or set index register card is used to store decimal data from columns 16-20 into the register designated in columns 7-8, into the general register stack (1 or 2) specified in column 2.
- L --- The 'L' or load card is used to partition memory into 256, 256-word (32-bit) pages and to load the program into the decimal page as referenced by columns 4-8. Pages 0-3 should not be used because they contain the required emulation register mapping and established workspace. The 'L' is a required control card, and it is recommended that it be the first JCL card.
- M --- The 'M' card or machine status card provides a register dump, wherever it is inserted. It is normally placed between the 'G' and 'E' cards in the JCL deck. If a 1 is placed in column 2, the machine status dump will be sent to the CRT. This dump will contain the current value all AN/UYK-20 general registers, the PSN, SR2, next instruction address, the breakpoint address, and clocktime.
- P --- The 'P' card is used to implement paging.
- R --- The 'R' or reserve space card is used to reserve memory space as specified decimally in columns 4-8.
- S --- The 'S' card is used to simulate setting of the program stop switches (1 and 2) on the AN/UYK-20 maintenance panel. Column 2 must contain a 1 or a 2. Two cards are required if both switches are to be set.
- T --- The 'T' or trace card provides a fetch-by-fetch program trace, dumping the entire machine status on every fetch cycle. If a 1 is in column 2, the trace will be displayed on the CRT. This card is recommended for debugging programs.

# APPENDIX C. AN/UYK-20 EMULATOR INSTRUCTION FORMAT

## Format

## Card Columns

\*\*\*\*\*

5 6 7 8 9 10 11 12 13 14

RR, RL, opcode, 'f', 'a', 'm'

RI Type 2

5 6 7 8 9 10 11 12

RI Type 1 opcode, 'f', 'd'

5 6 7 8 9 10 11 12 13 14 15 16 - 20

RK, RX opcode, 'f', 'a', 'm', 'y'

## Notes:

- 1) All fields are in octal with the exceptions of addresses and the 'y' field which are decimal
- 2) All fields must be zero-filled
- 3) The following field restrictions must be followed:

Field	Range	Base
Opcode	00-76	octal
'f'	0-3	octal
'a'	00-17	octal
'm'	00-17	octal
'd'	000-377	octal
'y'	00000-65535	decimal
addr	00000-65535	decimal

## APPENDIX D. SAMPLE DEBUGGER OUTPUT

This appendix provides a sample program output illustrating the Trace option. The debugger is called at the beginning of every instruction fetch, and at the termination of the program. Space has been provided for dumping 48 memory addresses including emulated AN/UYK-20 registers and D-machine registers. Each output line consists of eight regions printed in hexadecimal with a total of eight hex digits (32 bits) per region.

The listing is annotated to indicate the identity of each output cell. A summary of cell definitions (numbering from left to right, top to bottom) follows:

DECIMAL ADDRESS	DESCRIPTION
*****	
0 - 15	General Register Stack 1
16 - 31	General Register Stack 2
32	Program Status Word (PSW)
33	Breakpoint Register (BREAKPT)
34	Status Register 2 (SR2)
35	NEXTINSTR (next load address)
36	Clocktime
37	Real-Time Clock (RTC)
38	AMPCR
39	A1
40	A2
41	A3
42	MIR
43	BR1
44 - 47	Unused





## APPENDIX E. SAMPLE TEST PROGRAMS

The programs listed in this appendix were designed to illustrate how the AN/UYK-20 emulator can be used for developing programs. The first two programs presented are the generation of prime numbers and the solution of simultaneous linear equations by Cramer's Rule. They depict several AN/UYK-20 control structures such as looping, iteration, and condition code testing as well as numerous load, store, and arithmetic operations. The last program performs the Cramer's Rule algorithm and demonstrates input/output routines.



M	MACHINE	STATUS	TO THE	PRINTER
00300FFB	00300C00	00C00FFB	C0C00000	00C00FFE
00300C26	00300C00	00C00FFC	00C00FFF	00C00FFB
00300000	00300C00	00C00000	00C00000	00C00000
00300030	00300C00	00C00030	00C00000	00C00000
0030003C	00300C00	00C0003C	00C00000	00C00000
0030003D	00300C00	00C0003D	00C00000	00C00000
0030003E	00300C00	00C0003E	00C00000	00C00000
0030003F	00300C00	00C0003F	00C00000	00C00000
00300040	00300C00	00C00040	00C00000	00C00000
00300041	00300C00	00C00041	00C00000	00C00000
00300042	00300C00	00C00042	00C00000	00C00000
00300043	00300C00	00C00043	00C00000	00C00000
00300044	00300C00	00C00044	00C00000	00C00000
00300045	00300C00	00C00045	00C00000	00C00000
00300046	00300C00	00C00046	00C00000	00C00000
00300047	00300C00	00C00047	00C00000	00C00000
00300048	00300C00	00C00048	00C00000	00C00000
00300049	00300C00	00C00049	00C00000	00C00000
0030004A	00300C00	00C0004A	00C00000	00C00000
0030004B	00300C00	00C0004B	00C00000	00C00000
0030004C	00300C00	00C0004C	00C00000	00C00000
0030004D	00300C00	00C0004D	00C00000	00C00000
0030004E	00300C00	00C0004E	00C00000	00C00000
0030004F	00300C00	00C0004F	00C00000	00C00000
00300050	00300C00	00C00050	00C00000	00C00000
00300051	00300C00	00C00051	00C00000	00C00000
00300052	00300C00	00C00052	00C00000	00C00000
00300053	00300C00	00C00053	00C00000	00C00000
00300054	00300C00	00C00054	00C00000	00C00000
00300055	00300C00	00C00055	00C00000	00C00000
00300056	00300C00	00C00056	00C00000	00C00000
00300057	00300C00	00C00057	00C00000	00C00000
00300058	00300C00	00C00058	00C00000	00C00000
00300059	00300C00	00C00059	00C00000	00C00000
0030005A	00300C00	00C0005A	00C00000	00C00000
0030005B	00300C00	00C0005B	00C00000	00C00000
0030005C	00300C00	00C0005C	00C00000	00C00000
0030005D	00300C00	00C0005D	00C00000	00C00000
0030005E	00300C00	00C0005E	00C00000	00C00000
0030005F	00300C00	00C0005F	00C00000	00C00000
00300060	00300C00	00C00060	00C00000	00C00000
00300061	00300C00	00C00061	00C00000	00C00000
00300062	00300C00	00C00062	00C00000	00C00000
00300063	00300C00	00C00063	00C00000	00C00000
00300064	00300C00	00C00064	00C00000	00C00000
00300065	00300C00	00C00065	00C00000	00C00000
00300066	00300C00	00C00066	00C00000	00C00000
00300067	00300C00	00C00067	00C00000	00C00000
00300068	00300C00	00C00068	00C00000	00C00000
00300069	00300C00	00C00069	00C00000	00C00000
0030006A	00300C00	00C0006A	00C00000	00C00000
0030006B	00300C00	00C0006B	00C00000	00C00000
0030006C	00300C00	00C0006C</		

ENT OF JOE



```

63.0.13.01
03.0.13.05
01.2.11.00.08036
01.2.12.00.00310
01.2.13.00.00035
01.2.14.00.05120
15.1.10.11
02.0.12.11
45.1.1375
01.2.11.00.08036
05.1.15.14
15.1.15.11
02.0.13.11
45.1.174
22.2.11.00.08026
01.2.13.00.00040
02.0.13.11
45.1.1356
63.0.13.00
03.0.13.05
01.3.01.00.02030
01.3.03.00.02031
01.3.03.00.02032
01.3.11.00.02033
01.3.13.00.02034
01.3.13.00.02035
26.0.00.13
26.0.11.03
21.0.00.10
25.3.00.17.02038
44.1.052
12.3.00.06.00014
01.2.00.00.00030
01.3.01.00.02030
01.3.03.00.02031
01.3.03.00.02032
01.3.11.00.02033
01.3.13.00.02034
01.3.13.00.02035
26.0.00.15
26.0.12.05
21.0.00.10
27.0.00.17
26.0.01.13
26.0.14.03
21.0.04.14
27.0.04.17

***RE-ENTRY POINT FOR REPETITIVE EXECUTION***
LOAD SRI WITH A 1 FROM REG 13
INITIALIZE NEXT OUTPUT BUFFER ADDRESS
INITIALIZE NEXT BUFFER WORD COUNT (5 PRT BUFFERS)
BUFFER COUNT
INITIALIZE BUFFER ADDR OF SECOND INPUT BUFFER
STORE (RA) INTO Y* AND INDEX BY 1 (STORE SPACES)
DECREMENT BUFFER COUNTER
COUNTER EQUAL ZERO
REINITIALIZE BUFFER ADDR IN REG 9
LOAD AND INDEX BY 1
STORE RA INTO Y* AND INDEX Y*
DECREMENT COUNTER
COUNTER EQUAL ZERO
ADD 26 TO BUFFER ADDR
RESET BUFFER WORD COUNT
DECREMENT NEXT COUNTER (NO. OF BUFFERS)
COUNTER EQUAL ZERO
LOAD REG 13 WITH 0
LOAD SRI WITH 0
***CRAHER'S RULE ALGORITHM*** STORE X OF EON 1
STORE Y COEFF, EON 1, INTO REG 03
STORE CONSTANT, EON 1, INTO REG 05
STORE Y COEFF, EON 2, INTO REG 11
STORE X COEFF, EON 2, INTO REG 13
STORE CONSTANT, EON 2, INTO REG 15
MULT LEFT DIAG OF EON 2, INTO REG 15
MULT RT. DIAG OF EON 2, RESULT IN 00/01
SUBTRACT DOUBLE, RESULT OF EON 2, RESULT IN 10/11
COMPARE DENOM WITH ZERO
JUMP, IF EQUAL (ZERO DETERMINANT)
STORE DOUBLE, DENOM INTO 14/17
LOAD 00 INTO REG 00
RESTORE Y COEFF, EON 1, INTO REG 01
RESTORE X COEFF, EON 1, INTO REG 03
RESTORE CONSTANT OF EON 1 IN REG 05
RESTORE Y COEFF OF EON 2 IN REG 11
RESTORE X COEFF OF EON 2 IN REG 13
X NUM LEFT DIAG MULT, RESULT IN 00/01
X NUM RT. DIAG MULT, RESULT IN 10/11
X NUM RESULT IN REG 00/01
X RESIDES IN REG 01
Y NUM LEFT DIAG MULT, RESULT REG 04/05
Y NUM RT. DIAG MULT, RESULT REG 14/15
DOUBLE SURTRACT (EVAL NUM), RESULT 04/05
DIVIDE NUM/DENOM, Y RESIDES IN 05

```



```

01,02,07,00,16339
63,0,03,00
63,3,09,12
1C,3,03,07,00030
44,1,033
63,0,03,00
62,0,07,01
40,1,371
01,02,07,00,16633
63,0,09,00
63,3,08,12
1C,3,01,07,00030
44,1,033
63,0,01,00
62,0,07,01
40,1,371
63,0,15,01
03,0,15,05
12,1,04,17
35,0,03,00
03,0,05,00
63,0,15,01
03,0,15,05
20,2,11,00,00198
01,02,13,00,00030
05,1,15,14
15,1,15,11
02,0,13,11
45,1,374
12,1,04,17
35,0,03,00
03,0,05,00

***INT TO BCL CONVERSION*** TWICE BUFFER ADDR PLUS 1
LIT LOAD, C INTO REG 0
LIT DIVIDE, REG 0/1 BY 10
BYTE STORE, REG 7 MUST CONTAIN TWICE ADDR
LOCAL JUMP EQUAL (ZERO QUOTIENT)
LIT LOAD, C INTO REG 0
LIT SUBTRACT, 1 FROM REG 7
LOCAL JUMP
LOAD CONSTANT, TWICE ADDR PLUS 1 IN REG. 7
LIT LOAD, C INTO REG 4
LIT DIVIDE, REG 4/5 BY 10
BYTE JUMP
JUMP EQUAL, CHECK FOR ZERO QUOTIENT
LIT LOAD, C INTO REG 4
LIT SUBTRACT, 1 FROM REG 7
LOCAL JUMP
LOAD REG 13 WITH A 1
LOAD SR1 WITH A 1
STORE DOUBLE INTO 10CW
DUMP 5 BUFFERS TO PRI
HALT

***NO SOLUTION CASE***
LOAD SR1 WITH A 1
RECOMPUTE OUTPUT BUFFER ADDR FOR *NO SOLUTION*
REINITIALIZE COUNTER
LOAD AND INDEX BY 1
STORE RA INTO Y* AND INDEX Y*
DECREMENT COUNTER
COUNTER EQUAL ZERO
STORE DOUBLE INTO 10CW
DUMP 5 BUFFERS TO PRI
HALT

```

G

COMMENCE EXECUTION

THIS IS A DEMONSTRATION PROGRAM OF THE AN/JYK20 EMULATOR.  
THE PROGRAM SOLVES TWO SIMULTANEOUS EQUATIONS BY CRAHER'S RULE.

THE INPUT COEFFICIENT VALUES AND CONSTANTS FOR EACH EQUATION MUST BE INSERTED  
USING LOADER CONTROL CARDS IN THE FOLLOWING LOCATIONS

1ST EQUATION. A1 IN LOCATION 2050 D.  
B1 IN LOCATION 2051 D.  
CONSTANT IN LOCATION 2052 D.

2ND EQUATION. A2 IN LOCATION 2053 D.  
B2 IN LOCATION 2054 D.  
CONSTANT IN LOCATION 2055 D.

THE RESULT IS.  
X >

2

Y >

1

TO CHANGE VARIABLES INSERT LOADER JCL HERE, OTHERWISE EXIT  
I2 11 00040  
D 02033 00031  
D 02034 00031  
D 02035 00033  
G 00031  
THE RESULT IS.  
X >

RE-INITIALIZE BUFFER WORD COUNT FOR BUFFER INIT.  
Y COEFF OF 2ND EQUATION  
X COEFF OF 2ND EQUATION  
CONSTANT OF 2ND EQUATION  
RE-EXECUTE PROGRAM AT ADDR 1055 DECIMAL

NO SOLUTION

Y >

TO CHANGE VARIABLES INSERT LOADER JCL HERE, OTHERWISE EXIT  
E  
END EXECUTION

## APPENDIX F. EMULATOR LISTING

This appendix provides a listing of the TRANSLANG assembler output of the AN/UYK-20 emulation. A source file copy of the emulator exists on disk as well as on cards. A microinstruction object file is also maintained on disk.

The listing is divided into four sections. The left most section contains the microinstruction address composed of four hexadecimal digits followed by a 56-bit microinstruction created from a TRANSLANG instruction. The center section contains the TRANSLANG source which includes labels, an instruction, and/or a comment field. The final number printed on the right most side of the listing is the sequence number of the TRANSLANG source statement. This number, printed in decimal, is created by a Burroughs software utility program called CARD-LIST. This number must be used when editing source programs on disk.



0C0C	03FC	0000	0030	0090	53 = LIT; 8 = SAR	% FILL LSR OF P REGISTER WITH CHARACTER	0C058C00 D
0C0D	4809	AC56	8B3C	00F0	A1 AND 8 R = 8	% FROM COLUMN ONE.	0C059C00 D
							0C060C00 D
0C0E	4809	2C52	0030	00F0	LIT EOL R	% BCL CODE FOR "B"	0C061C00 F
0C0F	012C	0000	0030	00E0	18 = LIT	% CHECK FOR "B"	0C062C00 D
0C10	580E	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "D"	0C063C00 D
0C11	002C	0003	0030	0040	BREAKPOINT - 1 = MPCR	% JUMP TO BREAKPOINT ROUTINE	0C064C00 D
0C12	014C	C0C3	0030	00E0	20 = LIT	% BCL CODE FOR "D"	0C065C00 D
0C13	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "D"	0C066C00 D
0C14	003F	C0C3	0030	0040	DATA - 1 = MPCR	% JUMP TO DATA ROUTINE	0C067C00 D
0C15	0150	C0C0	0030	00E0	21 = LIT	% BCL CODE FOR "E"	0C068C00 D
0C16	680B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "E"	0C069C00 D
0C17	FFFF	0000	0030	0050	START - 1 = MPCR	% JOB TERMINATION. REINITIALIZE MEMORY	0C070C00 D
0C18	0170	0003	0030	00E0	23 = LIT	% BCL CODE FOR "G"	0C071C00 D
0C19	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "G"	0C072C00 D
0C1A	004C	0003	0030	0040	GO - 1 = MPCR	% JUMP TO GO ROUTINE	0C073C00 D
0C1B	0190	0003	0030	00E0	25 = LIT	% BCL CODE FOR "I"	0C074C00 D
0C1C	580E	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "I"	0C075C00 D
0C1D	0050	C0C0	0030	0040	SETINDEXREG - 1 = MPCR	% JUMP TO THE SET INDEX REG ROUTINE	0C076C00 D
0C1E	023C	C0C3	0000	00E0	35 = LIT	% BCL CODE FOR "L"	0C077C00 D
0C1F	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "L"	0C078C00 D
0C20	006C	C0C0	0030	0040	LOAD - 1 = MPCR	% JUMP TO LOAD ROUTINE	0C079C00 D
0C21	0270	0003	0030	00E0	39 = LIT	% BCL CODE FOR "P"	0C080C00 D
0C22	580E	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "P"	0C081C00 D
0C23	0070	0003	0030	0040	SETPAGING - 1 = MPCR	% JUMP TO SET PAGING BIT ROUTINE	0C082C00 D
0C24	0290	0003	0030	00E0	41 = LIT	% BCL CODE FOR "R"	0C083C00 D
0C25	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "R"	0C084C00 D
0C26	0080	C0C0	0030	0040	RESERVESPACE - 1 = MPCR	% JUMP TO RESERVESPACE ROUTINE	0C085C00 D
0C27	032C	00C3	0030	00E0	50 = LIT	% BCL CODE FOR "S"	0C086C00 D
0C28	680E	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "S"	0C087C00 D
0C29	0090	0003	0030	0040	SWITCHES - 1 = MPCR	% JUMP TO SWITCHES ROUTINE	0C088C00 D
0C2A	033C	0003	0030	00E0	51 = LIT	% BCL CODE FOR "T"	0C089C00 D
0C2B	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "T"	0C090C00 D
0C2C	00A0	0003	0030	0040	TRACE - 1 = MPCR	% JUMP TO TRACE ROUTINE	0C091C00 D
0C2D	0130	0000	0030	00E0	19 = LIT	% BCL CODE FOR "C"	0C092C00 D
0C2E	680B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "C"	0C093C00 D
0C2F	00B0	C0C3	0030	0040	CHARSTRING - 1 = MPCR	% JUMP TO CHARACTER STRING ROUTINE	0C094C00 D
0C30	0300	0000	0030	00E0	49 = LIT	% ECL CODE FOR BLANK	0C095C00 D
0C31	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR BLANK	0C096C00 D
0C32	00C0	0000	0030	0040	INSTRUCTION - 1 = MPCR	% JUMP TO THE INSTRUCTION HANDLING	0C097C00 D
0C33	0240	0003	0030	00E0	36 = LIT	% BCL CODE FOR "H"	0C098C00 D
0C34	580B	2C52	0030	00F0	LIT EOL R; IF TRUE THEN STEP ELSE SKIP	% CHECK FOR "H"	0C099C00 D
0C35	00D0	0003	0030	0040	MACHSTAT - 1 = MPCR	% JUMP TO MACHINE STATUS ROUTINE	0C100C00 D
0C36	00E0	0000	0030	0040	NEWCARD - 1 = MPCR	% DEFAULT. GET NEW CARD	0C101C00 D



LOAD:

```

0037 1809 0000 0000 0000 0000
0038 1809 0000 0000 0000 0000
0039 3000 0000 0000 0000 0000
003A 0000 0000 0000 0000 0000
003B 1812 0000 0000 0000 0000
003C 1809 0000 0000 0000 0000
003D 1809 0000 0000 0000 0000
003E 1809 0000 0000 0000 0000
003F 1809 0000 0000 0000 0000
0040 0700 0000 0000 0000 0000
0041 0000 0000 0000 0000 0000
0042 0100 0000 0000 0000 0000
0043 0809 0000 0000 0000 0000
0044 0230 0000 0000 0000 0000
0045 1809 0000 0000 0000 0000
0046 0110 0000 0000 0000 0000

```

```

Q = B, MIR
AMPCR = MAR2
PAGEREG = AMPCR
254 = LIT
LCR1, SAVE

```

```

MIR1, MIR2 IF SAI
WHEN SAI THEN B + 1 = MIR1

```

```

IF NOT COV THEN EMAR + 1 = MAR2, JUMP, INCREMENT ADDR OF PAGE

```

```

LIT = MAR2
CARDIX4 = LIT

```

```

INPUT - 1 = CPCR

```

```

GETADDR - 1 = CPCR

```

```

B L = MIR

```

```

NEXTINSTR = LIT, COMP B = SAR, INTO NEXTINSTR REG WHICH WILL

```

```

LIT = MAR2

```

```

OUT - 1 = MPCR

```

INPUT:

```

0047 1809 0000 0000 0000 0000
0048 1809 0000 0000 0000 0000

```

GO:

```

0049 0120 0000 0000 0000 0000
004A 1809 0000 0000 0000 0000
004B 1809 0000 0000 0000 0000
004C 1809 0000 0000 0000 0000
004D 1809 0000 0000 0000 0000
004E 1809 0000 0000 0000 0000
004F 1809 0000 0000 0000 0000
0050 1809 0000 0000 0000 0000
0051 1809 0000 0000 0000 0000

```

GETADDR:

```

0052 1809 0000 0000 0000 0000
0053 1809 0000 0000 0000 0000
0054 1809 0000 0000 0000 0000
0055 1809 0000 0000 0000 0000

```

```

BEX
AMPCR = A2
B L = B, CSAR
COMP 24 = SAR, 48 = LIT

```

```

* SET UP MEMORY INTO 256 PAGES OF 256
* WORDS (32 BIT) EACH. THE PAGE NO. IN
* THE "L" CARD (COL. 5-8) WILL BE
* TRANSLATED INTO THE BASE ADDRESS OF
* THE SELECTED PAGE AND STORED IN
* THE NEXTINSTR REG TO BE UTILIZED AS THE
* BASE ADDRESS TO LOAD THE PROGRAM.
* ZERO B AND MIR
* SET UP ADDRESS OF PAGE REGISTER
* SET UP CTR FOR 255 + 1 ITERATIONS
* THIS LOOP WILL INITIALIZE 256 PAGE ADDRESS
* REGISTERS TO THEIR BASE ADDRESSES.
* TRANSFER MIR TO B AFTER MEMORY WRITE
* INTO THE NEXT PAGE ADDRESS
* AND INCREMENT LOOP COUNTER
* LOAD ADDR OF COL 1-4
* READ COLS 1-4
* GET OCTAL VALUE OF PAGE NO. IN COL. 6-8
* MULTI PAGE NO. BY 256 TO GET BASE ADDR
* WRITE THE BASE ADDRESS OF SELECTED PAGE
* TO BE USED AS THE BASE ADDRESS TO LOAD
* THE PROGRAM.
* THIS ROUTINE WILL READ THE CONTENT OF
* THE MEMORY ADDRESS IN MAR2.
* PERFORM READ
* READ CONTENTS OF MAR2 INTO B.
* THIS ROUTINE RETRIEVES THE PAR CONTENTS
* AND STATUS REG 1 CONTENTS AND PACKS
* THEM INTO A1 AND THEN JUMPS TO THE
* EMULATOR
* GET ADDRESS IN COL. 5-8 OF "GO" CARD
* OFFSET ADDRESS BY 1024
* LOAD ADDRESS OF PSW
* RETRIEVE CONTENTS OF PSW
* STORE COMPLETE PSW INTO MIR AND A1
* LOAD PAR REG WITH START ADDRESS OF PROGRAM
* START EMULATION OF UYK2C
* START CLOCK AND FETCH FIRST INST.
* GET ADDRESS FIELD FROM COLUMNS N-P
* OF INPUT CARD. ADDRESS WILL BE IN
* OFCIMAL. (N & M STAND FOR CARD COLS)
* GET PRECEDING MEMORY WORD FROM SNI
* SAVE RETURN
* ISOLATE LSB OF CARD(N-3)XN

```

```

0056 4809 0C43 0C30 00F0
0057 4809 4152 0C30 00FC
0058 5C08 0000 0830 00F0
0059 015C 0003 0030 0040
005A 0160 0003 0030 006C
005B 017C 0003 0030 0060
005C 4809 0000 0C30 00FC
005D 4809 0000 0C30 00FC
005E 4820 0003 0030 00F0
005F 9809 0000 0C30 1CF0
0060 9C08 0003 0030 00F0

0061 4809 00C3 0031 00F0
0062 01F0 0000 0C30 00E0
0063 4809 20C3 001C 00F0
0064 078C 0003 0030 0040
0065 48C9 0C43 0C30 00F0

0066 018C 00C3 0030 0060
0067 9408 0C45 001E 00F0
0068 065C 0003 0030 0040

0069 9809 20C3 0830 00F0
006A 07AC 0000 0C30 00E0
006B 980E 0000 0030 00FC
006C 019C 00C3 0030 0060
006D 4809 0C40 0C30 00FC
006E 01AC 00C3 0030 0060
006F 06D0 00C3 0030 0040
0070 980B 00C0 0030 00F0
0071 007C 0003 0030 0040
0072 4809 20C3 0030 00F0
0073 078C 00C0 0030 00E0
0074 4809 00C1 0C30 00F0
0075 0C0C 00C0 0030 0020
0076 4809 0C40 003C 00F0

0077 0180 00C0 0C30 0060
0078 0760 00C3 0030 0C40
0079 007C 0003 0030 0040

      B R = A1
      A1 EOL LIT
      IF TRUE THEN 0 = B1 STEP ELSE SKIP * IF BLANK ADDR FIELD
      ALLBLANKS - 1 = MPCR
      PACKED-1 = CPCR
      DECODECT-1 = CPCR
      ALLBLANKS:
      A2 = AMPCR
      STEP
      JUMP
      OUT:
      MW2: IF SAI
      WHEN SAI THEN 01 STEP
      NEWCARD:
      0 = BC8,LCTR
      31 = LIT
      LIT = MAR2
      HEXADDR = LIT; COMP 16 = SAR
      B = MIR
      SPACES: OUTPUT1 - 1 = CPCR
      IF NOT COV THEN BHAR + 1 = MAR2,INC; STEP ELSE SKIP
      SPACES-1 = MPCR
      CARUFETCH:
      LIT = B1 IF SAI
      CARBUUF = LIT
      IF IRQ THEN STEP ELSE SKIP * IRC INDICATES CRT INPUT
      CRTIN - 1 = CPCR
      B = MIR
      RCRD:
      EXTOP - 1 = CPCR
      BCRD - 1 = MPCR
      IF IRQ THEN STEP ELSE SKIP * IRC -> FALSE THEN ECHO PRT (PTR)
      CONTROLCD - 1 = MPCR * JUMP TO CONTROL CARD ROUTINE
      LIT = MIR
      HEXADDR = LIT
      1 L = BBI
      COMP 16 = SAR
      B = MIR
      ECHOPRINTCD:
      EXTOP - 1 = CPCR
      ECHOPRINTCD - 1 = MPCR * UNSUCCESSFUL TO OPERATION
      CONTROLCD - 1 = MPCR * JUMP TO CONTROL CARD ROUTINE
      EXTOP:
      * THIS ROUTINE PERFORMS THE TOP INTERFACE
      * BY PASSING TO THE TOP THE FUNCTION
      * AND THE ADDRESS IN THE MAILBOX. THE TOP

```

```

007A 1C86 C002 001C 00FC
007B 9809 00C0 0030 1CF0
007C 9F08 0000 0030 C0F0
007D 0809 0000 0030 C0F0
007E 0808 0000 0030 C0F0
007F 0809 0000 0030 C0F0
0080 ALC8 0C42 0030 C0FC
0081 592F 0000 0030 C0F0

0082 3809 0000 0C30 1CF0
0083 3C28 0000 0030 00F0

0084 4809 2001 2000 00F0
0085 0060 0000 0030 C0AC
0086 4809 C050 0030 C0F0
0087 4820 0000 0030 C0FC

0088 49C9 0000 0C30 00F0
0089 4809 0000 0C30 00F0
008A 4809 0000 0031 C0F0
008B 5030 0000 0C30 C080

008C 4809 A001 4C30 00F0
008D 4809 A000 0C30 00F0

008E 4809 0C41 0032 00F0

008F 340E A0C1 4C30 00F0

0090 080C 0000 0030 C040
0091 2819 0000 0030 C0FC
0092 01C0 0000 0C30 004C

0093 4809 0F45 001C 00F0
0094 4809 0000 0C30 C0FC

0095 AC08 0C40 4030 00F0
0096 0890 0000 0C30 0040

0097 4820 0000 0C30 00F0

* RETURNS THE STATUS OF THE OPERATION
* IN THE B REGISTER.
SET GC2 WHEN GC2 THEN NOT 0 = MAR2
MW2: IF SAI
WHEN SAI THEN 0: SET INT
IF INT
WHEN INT THEN STEP
BEX: MR2: IF RDC
WHEN RDC THEN NOT 0: RESET GC2
IF ABT THEN JUMP ELSE RETN
*
*
OUTPUT1:
MW2: IF SAI
WHEN SAI THEN 0: JUMP
*
*
CRTIN:
LIT L = A2
COMP 16 = SAR: 6 = LIT
A2 OR B = B
JUMP
*
*
PACKED:
*
* THIS ROUTINE MUST BE PASSED A 32 BIT
* WORD IN UNPACKED DECIMAL FORM (4 DIGIT
* DECIMAL NUMBER). THE NUMBER IS PASSED
* IN A1. THE PACKED DECIMAL EQUIVALENT
* OF THE NUMBER IS RETURNED IN B REGISTER.
* WHICH CONSISTS OF AN 8 DIGIT DECIMAL
* THIS STEP IS OMITTED FOR A 4 DIGIT NO.
* ZERO MR
* SET COUNTER TO PERFORM LOOP 4 TIMES
* ELIMINATE HIGH ORDER 4 BITS OF MSB CHARGE
* SHIFT A1 RIGHT 28 BITS AND *OR* WITH
* MR AND PLACE IN B REGISTER
* LEFTMOST DIGIT NOW IN HIGH ORDER
* POSITION OF MR.
* INTO POS. FOR NEXT PASS THROUGH LOOP
* BRANCH TO TOP OF LOOP
* CHECK TO SET IF AN 8 DIGIT NUMBER
* JUMP TO THE END OF THE ROUTINE
* IF ONLY A 4 DIGIT NUMBER WAS INPUT.
* PREPARE MR TO READ NEXT 4 DIGITS
* B NOW CONTAINS LOW ORDER 4 DIGITS
* OF AN 8 DIGIT NUMBER.
* WHEN READ COMPLETE, SET A1 EQUAL TO B
* BRANCH TO THE TOP OF THE LOOP
* RETURN TO CALLING ROUTINE WITH PACKED
* NUMBER IN B REGISTER
*
*
* THIS ROUTINE WILL CONVERT DECIMAL
* NUMBERS INTO THEIR OCTAL EQUIVALENTS.
* THIS ROUTINE REQUIRES A PACKED DECIMAL
* NUMBER PASSED VIA THE B REGISTER. THE

```

```

CC98 4809 0C4D 4C3C 00FC
CC99 4809 00C0 0030 00FC
CC9A 4809 00C3 0031 00F0
CC9B 0060 00C3 0030 00E0

CC9C 4809 A0D3 9C30 C0F0
CC9D 900C 00C0 0030 C030
CC9E 4809 A0C1 4C30 C0F0
CC9F 4809 EC41 1830 C0F0
CCAA 90CC 00C0 0030 C030
CCAB 4809 CC41 0B30 C0F0
CCAC 3000 00C0 0030 C030
CCAD 4809 EC43 0P30 C0FC
CCAE 5C19 A0D0 9030 C0F0
CCAF 978C 00C0 0030 C040
CCAG 900C 00C0 0030 0030
CCAH 4809 EC40 0B30 00F0
CCAB 4820 00C3 0030 00F0

CC99 051C 00C0 0030 0060
CCAA 4809 0C4D 1030 00F0
CCAB 4809 2FC3 001C 00F0
CCAC 070C 00C0 0030 00E0
CCAD 046C 07C3 0030 0060
CCAE 4809 0C4D 4C30 00F0
CCAF 0B70 00C0 0030 0060
CCAG 4809 E0C0 2030 00FC
CCAH 097C 00C0 0030 0060
CC9B 4809 0C4D 0030 00F0
CC9C 4809 C012 0030 00F0
CC9D 580B 00C0 0030 00FC
CC9E 010C 00C0 0030 0040
CC9F 4809 C0C3 001C 00F0
CC9A 05EC 00C0 0030 0040

CC98 4809 200D 201C C0F0
CC99 0230 00C0 0030 C0E0
CC9A 0460 00C0 0030 0060
CC9B 4809 0C4D 001C C0F0
CC9C 0810 00C0 0030 0060
CC9D 4809 0C45 0030 C0F0
CC9E 4809 C0C3 001C C0F0
CC9F 05E0 00C0 0030 0040

% OCTAL EQUIVALENT WILL BE RETURNED IN B.0F2*8E00 P
% PACKED RESULTS ARRIVE IN B REG
% CLEAR B REGISTER
% SET COUNTER FOR 7 ITERATIONS.
% PLACE DECIMAL NUMBER IN A1 AND CLEAR B.0C3030C D
% PUT HIGH ORDER 4 BITS OF A1 INTO
% LOW ORDER 4 BITS OF A3.
% PREPOSITION NEXT DECIMAL DIGIT IN A1.
% MULT DECIMAL DIGIT BY 8
% MULT DECIMAL DIGIT BY 2, INCREMENT CTR
% EFFECTIVELY MULT BY A FACTOR OF 1C.
% PARTIAL SUM OF CONVERSION
% GET LS DIGIT FROM A1 IF DONE
% GO TO TOP OF LOOP
% ADD LS DIGIT TO B AND RETURN OCTAL
% VALUE IN B REGISTER.
%
% CONVERT DECIMAL DATA IN COL 13-20 INTO
% OCTAL AND STORE AT THE ADDRESS IN
% COL 4-8
% RETRIEVE ADDR IN COL 4-8 IN OCTAL
% TRANSFER ADDR TO A3 REG
% LOAD ADDRESS OF COL 13-14
% FEED IN COL 13-16
% PACK DATA IN COL 13-20
% SWITCH TEMP ADDRESS STORAGE
% CONVERT DECIMAL TO OCTAL
% MIR CONTAINS DATA IN OCTAL
% SET UP LOGICAL TEST FOR FLANK ADDR
% IF ADDR = 0 ADD DATA IN NEXT ADDR
% PUT MEMORY ADDR IN MAR2 FOR WRITE OP
% WRITE DATA IN MEMORY AND GET NEXT CARD
%
% THIS ROUTINE WILL INSERT DATA INTO THE
% ADDRESS CONTAINED IN THE NEXTINSTR
% REG. THE DATA TO BE WRITTEN IS IN MIR.0C342C00 D
% PUT ADDR OF NEXTINSTR INTO MAR2, A2
%
% READ CONTENTS OF NEXTINSTR
% PLACE CONTENTS OF NEXTINSTR INTO MAR2
% PLACE DATA AT THAT ADDRESS(MAR2)
% CREATE NEXT ADDR FOR NEXTINSTR
% WRITE NEW ADDR IN NEXTINSTR
% REG. AND GET THE NEXT CARD
%
% THIS ROUTINE WILL EXAMINE COL. 2 FOR
% THE GENERAL REGISTER STACK NO. AND
% COL. 7-8 FOR THE REGISTER NO. THE
% CONTENTS OF COL. 13-20(ONLY 16-20 USED)00356C00 D
% WILL THEN BE CONVERTED TO OCTAL AND

```



00C0 045C 0003 0000 0060	INPUT - 1 = CPCR	% STORED IN THE DESIRED GENERAL REGISTER-00350000 C	00350000 C
00C1 4809 0C41 0830 00F0	P L = B	% REREAD COL. 1 - 4	00359000 C
00C2 000C 0000 0030 0030	COMP B = SAR	% ISOLATE COLUMN 2	00360000 D
00C3 4809 0C40 0830 00F0	B R = B-A1		00361000 D
00C4 4809 0C40 0830 00F0	A1 - 1 = B		00362000 D
00C5 4809 0C41 0830 00F0	P L = B	% B IS NOW OGEN REG. NO. 1) OR 1(NO. 2)	00363000 D
00C6 4809 0C41 0830 00F0	COMP 4 = SAR	% ADDRESS OF GENERAL REGISTER STACK	00364000 D
00C7 4809 0C41 0830 00F0	B L = B-A1	% MULTIPLY BY 16	00365000 D
00C8 000C 0000 0030 0030	COMP B = SAR	% STORE BASE ADDR OF GEN REG STACK	00366000 D
00C9 4809 2003 0C1C 00F0	LIT = MAR2	% SHIFT TO PROPER POS. FOR BR1	00367000 D
00CA 078C 0003 0C30 00EC	CARD5X8 = LIT	% LOAD ADDR OF CARD COL 5-f	00368000 C
00CB 045C 0003 0C30 0060	INPUT - 1 = CPCR	% READ CARD COL. 5-8	00369000 D
00CC 4809 0C41 0830 00F0	B L = 0	% ISOLATE CARD COL 7-8	00370000 D
00CD 000C 0000 0030 0030	COMP 16 = SAR		00371000 C
00CE 4809 0C40 0830 00F0	P R = A1	% A1 CONTAINS COL 7-8(GEN REG NO.)	00372000 C
00CF 388C 0003 0030 0060	PACKED = CPCR	% JUMP TO 2ND LINE IN ROUTINE (DIGIT NO)	00373000 D
00D0 0970 0000 0030 0060	DECODE - 1 = CPCR	% B HAS OCTAL VALUE OF GEN REG NUMBER	00374000 D
00D1 4809 0000 0C30 20F0	ASR	% SET MAR AS MOST RECENTLY REFERENCED	00375000 D
00D2 4809 0F40 0C30 00F0	B MAR R = A1	% MOVE BASE ADDR TO A1 FROM BR1	00376000 D
00D3 000C 0000 0C30 0030	B = SAR	% SHIFT BMAR TO ISOLATE BR1	00377000 D
00D4 4809 0C41 0C30 00F0	A1 + B L = BR1	% (CREATE GEN REG ADDR(EASE + OFFSET)	00378000 D
00D5 370C 0000 0030 0060	COMP B = SAR/ CARD13X16 = LIT	% SHIFT FOR BR1	00379000 D
00D6 4809 2003 0C1C 00F0	LIT = MAR2	% ADDRESS OF DATA	00380000 D
00D7 346C 0003 0C30 0060	INPUT - 1 = CPCR	% READ IN DATA	00381000 D
00D8 0510 0003 0C30 0060	GETADDR - 1 = CPCR		00382000 C
00D9 4809 0000 0C30 20F0	ASR	% SET MAR AS MOST RECENTLY REFERENCED	00383000 C
00DA 4809 0F40 0C1C 00F0	B MAR R = MAR2	% LOAD GEN REG ADDR INTO MAR2	00384000 D
00DB 000C 0000 0C30 0030	B = SAR	% SHIFT TO ISOLATE BR1	00385000 D
00DC 4809 0C40 0830 00F0	B = MIR	% P HAS OCTAL VALUE OF DATA	00386000 D
00DD 05EC 0000 0C30 0040	OUT-1 = MPCR	% WRITE DATA FROM COL. 13-20 INTO	00387000 D
		% SPECIFIED GENERAL REGISTER	00388000 D
			00389000 D
			00390000 D
			00391000 D
			00392000 D
			00393000 D
			00394000 D
			00395000 D
			00396000 D
			00397000 D
			00398000 D
			00399000 D
			00400000 D
			00401000 D
			00402000 D
			00403000 D
			00404000 D
			00405000 D
			00406000 D
			00407000 D
			00408000 D
			00409000 D
			00410000 D
			00411000 C
			00412000 D
			00413000 D
			00414000 D
			00415000 D
			00416000 D
			00417000 D

00DE 4809 0000 0C30 00F0	BEX	% SET UP BREAKPOINT REGISTER AND SET	00390000 D
00DF 4809 0C41 0C30 00F0	B L = A1	% STATUS BITS	00391000 D
00E0 000C 0000 0030 0030	COMP B = SAR	% FILL 9 WITH CARD COL 1-4 (FROM SW1)	00392000 D
00E1 4809 0000 0C30 00F0	A1 R = A1	% ISOLATE THE RAN,B CHARACTER	00393000 D
00E2 000C 0000 0C30 0030	24 = SAR	% ISOLATE COLUMN 2	00394000 D
00E3 4809 2003 0C1C 00F0	LIT = MAR2		00395000 D
00E4 0200 0000 0C30 0060	FSW = LIT	% WRITE PSW INTO B	00396000 D
00E5 0460 0C30 0030 0060	INPUT - 1 = CPCR	% INPUT FROM MEMORY	00397000 D
00E6 4809 0152 0C30 00F0	A1 EOL LIT	% CHECK FOR CHARACTER :R	00398000 D
00E7 0290 0000 0C30 0060	41 = LIT		00399000 D
00E8 5419 0152 0030 00F0	IF FALSE THEN A1 EOL LIT SKIP		00400000 D
00E9 01E0 0C30 0030 0040	BRKREAD - 1 = MPCR	% JUMP TO BREAKPOINT READ SUBFUNCTION	00401000 D
00EA 036C 0000 0C30 0060	54 = LIT	% CHECK FOR :M: CHARACTER	00402000 D
00EB 6019 0000 0C30 00F0	IF FALSE THEN SKIP		00403000 D
00EC 01FC 0000 0000 0040	BRKWRITE - 1 = MPCR	% JUMP TO BREAKPOINT WRITE SUBFUNCTION	00404000 D
00ED 028C 0000 0030 0040	BRKBOOTH - 1 = MPCR	% DEFAULTS TO BREAKPOINT BOTH (R,M)	00405000 D
			00406000 D
			00407000 D
			00408000 D
			00409000 D
			00410000 D
			00411000 C
			00412000 D
			00413000 D
			00414000 D
			00415000 D
			00416000 D
			00417000 D

00EE 4809 0001 0030 00F0	1 L = A1	% THIS ROUTINE SETS UP THE BREAKPOINT	00418000 D
00EF 8000 0000 0C30 0010	COMP 20 = SAR	% REGISTER AND SETS THE READ STATUS BITS	00419000 D
00F0 4809 0C5C 0030 00F0	A1 OR B = MIR		00420000 D
00F1 081C 0000 0030 0060	OUTPUT1 - 1 = CPCR	% SET BIT # 20 OF FSW REG	00421000 D
		% WRITE PSW INTO MEMORY	00422000 D



128

```

0116 4809 C000 0030 00F0      * SET UP A Y-SELECT
0117 4809 E641 0030 00F0      * PACK OP CODE IN SIX BITS
0118 4809 0000 0030 0030      * IN A2 AND SHIFT 2 BITS FOR NEXT FIELD
0119 4809 0C41 1030 40F0      * ISOLATE FUNCTION BITS
011A 2700 C000 0000 0080      * ISOLATE FUNCTION BITS
011B 4809 E640 9030 00F0      * PACK FUNCTION BITS (0-3) INTO A2
011C 4809 E640 2030 00F0      * READ IN NEXT 4 COL. (9-12)
011D 4809 2003 001C 00F0      * READ IN NEXT 4 COL. (9-12)
011E 0460 0000 0030 0060      * READ IN NEXT 4 COL. (9-12)
011F 4809 2C55 4030 00F0      * READ IN NEXT 4 COL. (9-12)
0120 0FFC 0000 0000 00E0      * ISOLATE COL. 12 TO CHECK FOR COMMA
0121 4809 A152 0030 00F0      * CODE FOR COMMA
0122 03AC 0000 0030 00E0      * OF RITYPE 1 INSTRUCTION
0123 500B 0000 0000 00F0      * TRANSFER TO RITYPE1 ROUTINE
                                * CARD HAS COL. 10-11 AS "A" FIELD
                                * COL. 13-14 AS "M" FIELD
                                * ISOLATE CC 10,11
0124 0240 0000 0030 0040      * ISOLATE 1 BIT OF CC 10 + 3 BITS

0125 4809 0C41 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0126 1000 0000 0030 0020      * INSERT "A" FIELD INTO AMPCR
0127 4809 0C40 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0128 5000 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
0129 4809 0C40 8030 00F0      * ISOLATE CC 11 (30BITS) INTO B
012A 8070 0000 0030 0040      * INSERT "A" FIELD INTO AMPCR
012B 4809 2C55 0030 00F0      * ISOLATE CC 10,11
012C 4809 AC40 0030 00F0      * ISOLATE 1 BIT OF CC 10 + 3 BITS
012D 4809 C0C1 2030 00F0      * ISOLATE CC 11 (30BITS) INTO B
012E 970C 0000 0030 0080      * INSERT "A" FIELD INTO AMPCR
012F 4809 C641 2030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0130 4809 2003 001C 00F0      * INSERT "A" FIELD INTO AMPCR
0131 0460 0000 0030 0060      * ISOLATE CC 10,11
0132 4809 C0C1 4030 00F0      * ISOLATE 1 BIT OF CC 10 + 3 BITS
0133 100C 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
0134 4809 A0C0 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0135 90C0 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
0136 4809 0C41 1030 40F0      * ISOLATE CC 11 (30BITS) INTO B
0137 2000 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
0138 4809 0C40 8030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0139 200C 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
013A 4809 AC40 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
013B 4809 C0C0 2030 00F0      * INSERT "A" FIELD INTO AMPCR
013C 0250 0000 0030 0060      * ISOLATE CC 11 (30BITS) INTO B
013D 4809 E001 1030 40F0      * INSERT "A" FIELD INTO AMPCR
013E 2000 0000 0030 0030      * INSERT "A" FIELD INTO AMPCR
013F 4809 E000 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0140 03AC 0000 0030 00E0      * INSERT "A" FIELD INTO AMPCR
0141 4809 A152 0030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0142 560P 0000 0030 00F0      * INSERT "A" FIELD INTO AMPCR
0143 106C 0000 0030 0040      * ISOLATE CC 11 (30BITS) INTO B
0144 0600 0000 0030 0040      * INSERT "A" FIELD INTO AMPCR

0145 4809 0640 4030 00F0      * ISOLATE CC 11 (30BITS) INTO B
0146 4809 2003 001C 00F0      * INSERT "A" FIELD INTO AMPCR
0147 0230 0000 0030 00E0      * ISOLATE CC 11 (30BITS) INTO B
0148 4809 0000 0030 00F0      * INSERT "A" FIELD INTO AMPCR

```

LOADINSTR:

```

0149 0460 0000 0000 0060
014A 4809 0C43 001C 00FC
014B 4809 0C45 00FC 00FC
014C 4809 0000 0000 00FC
014D 0810 0000 0000 0060
014E 4809 0000 0000 00FC
014F 0000 0000 0000 0030
0150 4809 0000 0000 00FC
0151 0810 0000 0000 0060
0152 4809 0000 0000 00FC
0153 4809 0000 0000 00FC
0154 4820 0000 0000 00FC

0155 4809 2000 001C 00FC
0156 0220 0000 0000 00FC
0157 4809 0000 0000 00FC
0158 03FC 0000 0000 0000
0159 4809 2055 2000 00FC
015A 1000 0000 0000 0000
015B 4809 0000 0000 00FC
015C 5C19 18C1 0000 00FC
015D 4809 0000 0000 00FC
015E 0400 0000 0000 0060
015F 4809 0000 0000 00FC
0160 0810 0000 0000 0060
0161 0260 0000 0000 0060
0162 0600 0000 0000 0040

0163 0510 0000 0000 0060
0164 4809 0000 0000 00FC
0165 4809 2000 001C 00FC
0166 0230 0000 0000 00FC
0167 0400 0000 0000 0060
0168 4809 0000 0000 00FC
0169 0500 0000 0000 0040

016A 4809 0000 0000 00FC
016B 0070 0000 0000 0000
016C 4809 0000 0000 00FC
016D 0000 0000 0000 0030
016E 4809 0000 0000 00FC
016F 0000 0000 0000 001C
0170 4809 0000 0000 00FC
0171 4809 0000 0000 00FC
0172 0000 0000 0000 0030
0173 4809 2055 0000 00FC

      INPUT - 1 = CPCR
      B = MAR2
      P + 1 = P
      A2 = MIR
      OUTPUT1 - 1 = CPCR
      NOT CTR R = MAR2
      24 = SAR
      P = MIR
      OUTPUT1 - 1 = CPCR
      A1 = AMPCR
      STEP
      JUMP

MACHSTAT:

      LIT = MAR2, PEX
      STATUS2 = LIT
      B R = B
      16 = SAR, 63 = LIT
      LIT AND B = A2
      1 = SAR
      A2 EOL 1
      IF TRUE THEN BLOC C =
      0 = A1
      INPUT - 1 = CPCR
      A1 OR B = MIR
      OUTPUT1 - 1 = CPCR
      DUMPRG - 1 = CPCR
      NEWCARD - 1 = MPCR

RESERVE SPACE:

      GETADDR - 1 = CPCR
      C = A1
      LIT = MAR2
      NEXTINSTR = LIT
      INPUT - 1 = CPCR
      A1 + B = MIR
      OUT - 1 = MPCR

RITYPE1:

      E R = A3
      16 = SAR, 7 = LIT
      A3 AND LIT 1 = A3
      COMP 3 = SAR
      B R = A1
      8 = SAR
      A1 AND LIT = AMPCR
      A3 OR AMPCR L = A3
      COMP 3 = SAR
      LIT AND B = B

      * PLACE LOAD ADDRESS INTO MAR2
      * INCREMENT LOAD ADDRESS
      * TRANSFER INSTRUCTION WORD IN A2 TO MIR
      * AND WRITE INTO S-MEMORY
      * WRITE LOAD ADDRESS
      * INTO NEXTINSTR
      * MEMORY WRITE
      * REINSTALL RETURN ADDRESS
      * REQUIRED BEFORE JUMP
      *
      * THIS ROUTINE WILL DISPLAY
      * THE AN/UYK-20 REG CONTENTS.
      * IF M1 CONTROL CARD IS USED, THE
      * OUTPUT WILL BE DISPLAYED ON THE CRT.
      * THE SWI CONTAINS CC COL. 1-4.
      * LOAD ADDR OF SR02 INTO MAR2
      * CC COL. 2 INTO LS BYTE OF B
      * MASK OFF COL. 2
      * CHECK FOR M1
      * A1, SKIP % SET BIT 30 OF SR02 FOR CRT
      * READ IN CONTENTS OF SR02 INTO B
      * SET APPROPRIATE SR02 BITS
      * WRITE NEW SR02
      * DISPLAY REG CONTENTS
      * FETCH NEXT CARD
      *
      * THIS ROUTINE WILL RESERVE A DECIMAL
      * NUMBER OF MEMORY CELLS AS INDICATED BY
      * COL. 4-8.
      * GET NUMBER OF CELLS AND CONVERT TO OCT.
      * A1 CONTAINS NUMBER OF CELLS BEING SAVED
      *
      * READ PRESENT NEXTINSTR REG CONTENTS
      * NEXT INSTRUCTION ADDR TO MIR
      * WRITE OUT A NEW NEXT INST LOCATION
      * INTO THE NEXTINSTR REG
      *
      * THIS ROUTINE PACKS THE "I" FIELD INTO
      * A2 (0 FIELD IN CARD COL. 10-12)
      * COL 10 TO LS 3 BITS OF A2
      * ISOLATE COL 10 + 3 BITS INTO LSB OF A3
      * COL 11 TO LSE OF A1
      * ISOLATE COL 11 INTO AMPCR
      * A3 = COLS. 10, 11, + 3 BLANKS
      * ISOLATE COL. 12

```

```

0174 4809 E5C0 0800 00F0
0175 4809 C0E1 2C00 00F0
0176 0000 00C3 0030 0030
0177 4809 C240 2000 00F0
0178 144C 00C3 0030 C0C0
0179 05EC 00C0 0C00 C040

017A 4809 20C3 001C 00F0
017B A20C 0003 0000 00A0
017C 046C 00C3 0000 0060
017D 4809 C0E1 8C00 40F0
017E 4809 2C53 8800 C0FC
017F 0010 0000 0000 C0E0
0180 4809 0C43 0030 C0F0
0181 05EC 00C3 0C30 0040

2809 0003 0000 00F0
3809 00C0 0C00 00F0
0510 0C00 0070 C060
4809 20C3 001C 00F0
0230 0003 0030 00E0
4809 0C52 0C00 00F0
6A4E 0000 0C00 C0F0
0460 0003 0030 00E0
4809 0C43 4C30 C0F0
4809 20C3 001C 00F0
07C0 0003 0030 00E0
0460 0000 0C30 0060
0030 0003 0030 C0EC
4812 00C3 0071 00F0
4809 0C41 8B32 00F0
0000 0000 0000 0010
4809 2C56 2C30 00F0
03F0 0003 0030 00E0
4809 0152 0C30 00F0
00F0 0000 0C30 00E0
68C9 00C3 0030 00F0
0210 0003 0030 C0EC
2FC9 2C40 0030 C0F0
8029 00C3 0C30 C0F0
4809 0F45 1C30 C0F0
4809 AC03 001C 00F0
0810 0000 0C30 0060
4809 ACC3 4C30 00F0
2808 00C3 0C30 00F0
027F 0003 0030 0040
4809 EC03 001C 00F0
4809 E159 0070 00F0
0800 00C3 0030 00E0
7008 0C00 0000 00FF

```

A3 OR B = B  
 A2 L = A2  
 COMP B = SAR  
 A2 + B = A2  
 LOADINSTR - 1 = CPCR  
 OUT - 1 = MPCR

LIT = MAR2  
 PSW = LIT, 22 = SAR  
 INPUT - 1 = CPCR  
 B C = B, CSAR  
 LIT OR B C = B  
 1 = LIT  
 B = MIR  
 OUT - 1 = MPCR

SETPAGING:  
 THIS ROUTINE WILL SET THE PAGING BIT  
 (BIT POS. 22) OF THE PSW

READ IN CONTENTS OF PSW  
 MOVE PAGING BIT TO LS BIT  
 PAGING BIT SET (PAGING SELECTED)  
 CONTENTS OF PSW INTO MIR

THIS ROUTINE WILL READ THE CHARACTER  
 STRING STARTING IN COL. 9 UNTIL FINDING  
 A QUOTE (\*). THE STRING WILL THEN BE  
 STORED AT THE ADDRESS IN COL. 4-8. IF  
 COL. 4-8 IS BLANK, THE STORAGE ADDRESS  
 WILL DEFAULT TO THE ADDRESS IN NEXTINSTR  
 CLEAR CONDITION BITS

GET ADDRESS IN COL. 4-8  
 MAR2 CONTAINS ADDR OF NEXT INSTRUCTION  
 CHECK FOR BLANK ADDRESS FIELD  
 STEP ELSE SKIP  
 READ CONTENTS OF NEXTINSTR  
 A1 CONTAINS ADDR TO BE WRITTEN INTO  
 SET UP READ ADDR OF COL. 9-12 IN MAR2  
 READ A 4 CHARACTER BLOCK  
 SET UP COUNTER FOR 4 ITERATIONS  
 SHIFT 1 CHARACTER INTO B TO BE ANALYZED  
 EXTRACT RIGHTMOST CHARACTER  
 SET UP 6 BIT MASK  
 TEST FOR \* (OF)  
 IF A (\*) IS IN THE STRING SET LCI  
 ADD VALUE TO (\*) SO THAT SPACE APPEARS  
 LCI THEN SET LCI  
 CHECK IF LOOP DONE 4 TIMES  
 SET UP NEXT READ ADDRESS  
 MAR2 NOW HAS WRITE ADDRESS  
 WRITE 4 CHAR BLOCK TO MEMORY  
 INCREMENT WRITE ADDRESS  
 IF LCI THEN STEP ELSE SKIP \* CHECK IF (\*) WAS FOUND  
 ENDCHARSTRING - 1 = MPCR  
 A3 AND MAR2 HAVE READ ADDRESS  
 A3 LEQ LIT  
 CARD77X8C = LIT  
 IF TRUE THEN STEP ELSE SKIP

CHARSTRING:  
 IF TRUE THEN STEP ELSE SKIP



```

01A4 1800 0000 0000 0040
01A5 3000 0000 0000 0040
01A6 3600 0000 0000 0040
01A7 4809 0000 0000 0040
01A8 4809 2000 0000 0040
01A9 0230 0000 0000 0040
01AA 0500 0000 0000 0040

MORECHAR - 1 = MPCR
ENDCHARSTR: IF NOT LC2 THEN STEP ELSE SKIP
NEWCARD - 1 = MPCR
A1 = MIR
LIT = MAR2
NEXTINSTR = LIT
OUT - 1 = MPCR

SWITCHES:
THIS ROUTINE WILL EMULATE THE PHYSICAL
SETTING-OF THE UYK-20 PROGRAM STOP
SWITCHES 1 AND 2. MAR2 CONTAINS ADDR
ADDRESS OF COL 1-4. COL 2 WILL CONTAIN 0670000
A 1 (INDICATES SW1 ON) OR A 2 (INDICATES SW2 ON)
SW2 IS ON. BITS 30 AND 29 OF THE
PSW WILL BE SET TO A "1" TO INDICATE
SWITCH 1 AND SWITCH 2 RESPECTIVELY.
REREAD COL. 1-4 INTO B
COL. 2 INTO LS BYTE OF A1
MASK OUT LS BYTE OF A1
MAR2 CONTAINS ADDR OF PSW
READ INTO B THE CONTENTS OF THE PSW
CHECK IF SW2 SET
IF TRUE THEN STEP ELSE SKIP
SETCOL30 - 1 = MPCR
B C = B, CSAR
29 = SARI 1 = LIT
LIT OR B = B
R C = B, MIR
OUT - 1 = MPCR
SETCOL30: B C = B, CSAR
30 = SARI 1 = LIT
LIT OR B = B
B C = MIR
OUT - 1 = MPCR

TRACE: LIT = MAR2, BEX
STATUS2 = LIT
B R = B
16 = SARI 63 = LIT
LIT AND B = A2
1 = SAR
A2 EOL 1
IF TRUE THEN B101 C = A1F SKIP
B100 = A1
INPUT - 1 = CPCR
A1 OR B = MIR
OUT - 1 = MPCR

AN/UYK-20 EMULATOR
UTILITY ROUTINES

```

CC658000 D  
CC659000 D  
CC660000 D  
CC661000 D  
CC662000 D  
CC663000 D  
CC664000 D  
CC665000 D  
CC666000 D  
CC667000 C  
CC668000 D  
CC669000 D  
CC670000 D  
CC671000 D  
CC672000 D  
CC673000 D  
CC674000 D  
CC675000 D  
CC676000 D  
CC677000 D  
CC678000 D  
CC679000 D  
CC680000 D  
CC681000 D  
CC682000 D  
CC683000 D  
CC684000 D  
CC685000 D  
CC686000 D  
CC687000 D  
CC688000 D  
CC689000 D  
CC690000 D  
CC691000 D  
CC692000 D  
CC693000 D  
CC694000 D  
CC695000 D  
CC696000 D  
CC697000 D  
CC698000 D  
CC699000 D  
CC700000 D  
CC701000 C  
CC702000 D  
CC703000 D  
CC704000 D  
CC705000 D  
CC706000 C  
CC707000 D  
CC708000 D  
CC709000 D  
CC710000 D  
CC711000 D  
CC712000 D  
CC713000 D  
CC714000 D  
CC715000 D  
CC716000 D  
CC717000 D



133

```

C1F1 300C 0000 0000 0030
C1F2 4809 A00C 4030 40F0
C1F3 4809 A0C1 C030 00F0
C1F4 482D 0003 0030 00F0

23 = SAR
A1 OR 1 = A1,CSAR
A1 C = A1
JUMP

* * * * * END CARRY ROUTINES * * * * *
CLEARBUFF:
* * * * *
AMPCR = A2
O = EC6,LCIR
COMP 16 = SAR,31 = LIT % REQUIRED FOR BC8
LIT = MAP2
PRINTBUFF = LIT
B = MIR
PRUFF: EOUTPUT - 1 = MPCR
IF NOT COV THEN PMAR + 1 = MAR2,INC; STEP ELSE SKIP
PRUFF - 1 = MPCR
A2 = AMPCR
STEP
JUMP

* * * * * CONDITION CODE SETTINGS * * * * *
SETCC:
* * * * *
A2 EOL B
IF FALSE THEN A2 XOR B; SKIP
SET00 - 1 = MPCR
IF MST THEN SKIP
LIKE - 1 = MPCR
A2
IF MST THEN STEP ELSE SKIP % MST -> A2 WAS NEGATIVE
SET11 - 1 = MPCR
SET01 - 1 = MPCR
SET11 - 1 = MPCR
IF TRUE THEN STEP ELSE SKIP
SET01 - 1 = MPCR
SET11 - 1 = MPCR

LINE:
* * * * *
SETCCA:
* * * * *
IF LCL THEN SKIP
B L = B
COMP 16 = SAR
B EOL 0
IF FALSE THEN B; SKIP
SET00 - 1 = MPCR
IF MST THEN SKIP
SET01 - 1 = MPCR
SET11 - 1 = MPCR

C201 4809 CC52 0030 00F0
C202 6419 CC4C 0030 00F0
C203 02E0 C000 0000 0040
C204 4819 00C0 0030 00F0
C205 02FC C000 0030 0040
C206 4809 C0C0 0030 00F0
C207 480B 0000 0030 00FC
C208 030C 0000 0030 C040
C209 031C 0000 0030 C040
C20A 4809 CC58 0030 C0F0
C20B 780B 0000 0030 00FC
C20C 032C 00C0 0030 0040
C20D 0330 C0C0 0030 0040

C20E 2819 00C0 00C0 00F0
C20F 4809 CC41 0030 00F0
C210 0C00 0000 0030 C020
C211 4809 CC52 0030 C0F0
C212 6419 CC43 0030 00F0
C213 0340 0000 0030 0040
C214 4819 00C0 0030 00F0
C215 035C 00C0 0030 0040
C216 0360 C0C0 0030 C040

C2778C00 D
C2779C00 D
C2780C00 D
C2781C00 D
C2782C00 D
C2783C00 D
C2784C00 D
C2785C00 D
C2786C00 D
C2787C00 D
C2788C00 D
C2789C00 D
C2790C00 D
C2791C00 D
C2792C00 D
C2793C00 D
C2794C00 D
C2795C00 D
C2796C00 D
C2797C00 D
C2798C00 D
C2799C00 D
C2800C00 C
C2801C00 D
C2802C00 D
C2803C00 D
C2804C00 D
C2805C00 D
C2806C00 D
C2807C00 D
C2808C00 D
C2809C00 D
C2810C00 D
C2811C00 D
C2812C00 D
C2813C00 C
C2814C00 D
C2815C00 D
C2816C00 D
C2817C00 D
C2818C00 D
C2819C00 D
C2820C00 C
C2821C00 D
C2822C00 D
C2823C00 D
C2824C00 D
C2825C00 D
C2826C00 D
C2827C00 D
C2828C00 D
C2829C00 D
C2830C00 D
C2831C00 D
C2832C00 D
C2833C00 D
C2834C00 D
C2835C00 D
C2836C00 D
C2837C00 D

```







```

0272 4809 00C3 001C 00FC
0273 4809 0C52 0070 00FC
0274 53C9 0000 003C 00FC
0275 3C0C E0C2 1000 00FC
0276 4809 E0C3 1000 00FC
0277 4809 E0C1 1070 00FC
0278 0000 0000 0000 0020
0279 4809 E0C3 9C30 00FC
027A 4809 C0C2 2C00 00FC
027B 4809 C0C1 2C3C 00FC
027C 4820 C000 4000 00FC
027D 3C00 C0C2 203C 00FC
027E 4820 C0C0 203C 00FC

027F 4809 0000 007C 00FC
0280 4809 0540 0030 00FC
0281 4809 2003 001C 00FC
0282 0260 00C3 00FC 00FC
0283 03F0 00C0 0000 0060
0284 4809 0F45 001C 00FC
0285 4809 ACC0 005C 00FC
0286 040C 00C0 0000 0060
0287 4809 0F45 001C 00FC
0288 4809 C0C3 0030 00FC
0289 041C 0000 0000 0060
028A 4809 0F45 001C 00FC
028B 4809 E0C3 0C30 00FC
028C 0420 0000 0000 0060
028D 4809 0F45 001C 00FC
028E 4809 0F40 0030 00FC
028F 0430 00C0 0000 0060
0290 4809 0F45 001C 00FC
0291 4809 C0C0 0030 20FC
0292 4809 0F40 0C30 00FC
0293 0030 0000 0030 0010
0294 040C 0000 0000 0060
0295 4809 20C3 1070 00FC
0296 0000 0000 0030 0080
0297 4809 20C1 0C70 00FC
0298 1F40 E0C0 003C 0060
0299 4809 00C3 001C 00FC
029A 4809 20C3 4070 00FC
029B 0000 0000 0000 0060
029C 0450 0000 003C 0060

029D 4809 0F41 003C 00FC
029E 00C0 00C0 0000 003C
029F 4809 0C41 9C31 00FC
02A0 0070 00C3 0000 00A0
02A1 4809 0003 003C 00FC
02A2 2059 E155 2000 00FC
02A3 30F0 0000 0000 0080
02A4 48C9 E000 900C 00FC

0 = BR2
C EOL B
IF FALSE THEN SET LC1
IF LC2 THEN NOT A3 = A3; STEP ELSE JUMP % LC2 = NEG QUOT.
A3 + 1 = A3
A3 L = A3
COMP 16 = SAR
A3 R = A3
NOT A2 = A2
A2 + 1 L = A2
A2 R = A2; JUMP
IF LC2 THEN NOT A2 = A2; STEP ELSE JUMP
A2 + 1 = A2; JUMP

% ***** DEBUGGER *****
% ***** THIS ROUTINE WILL DUMP OUT THE
% ***** EMULATOR'S MAIN MEMORY MAPPING THROUGH
% ***** THE RTC ADDR AND THE FOLLOWING
% ***** D-MACHINE REGISTERS: AMPCR, A1, A2,
% ***** A3, MIR, AND BR1
% ***** SAVE MIR IN B REGISTER
% ***** SAVE AMPCR

% ***** WRITE AMPCR INTO WORKSPACE
% ***** WRITE A1 INTO WORKSPACE + 1
% ***** WRITE A2 INTO WORKSPACE + 2
% ***** WRITE A3 INTO WORKSPACE + 3
% ***** WRITE MIR INTO WORKSPACE + 4
% ***** REFERENCE BR1
% ***** WRITE BR1 INTO WORKSPACE + 5
% ***** A3 HOLDS READ ADDR
% ***** USE FRI AS HOLDER OF READ ADDRESS
% ***** CLEAR PRINTBUFF
% ***** SET UP READ ADDRESS
% ***** PRINTBUFF ADDR TO BE WRITTEN INTO
% ***** READ THE CONTENTS OF A GENERAL REG
% ***** INTO THE B REGISTER
% ***** PUT F INTO A3, INTERCHANGE ME 16 BITS
% ***** AND LS 16 BITS
% ***** CLEAR MIR AND B
% ***** IF LC1 % A2 CONTAINS LS 4 BITS OF A REG
% ***** SHIFT A3 RIGHT TO POSITION NEXT 4 BITS
% *****

DUMPRREG:
CHI
AMPCR = MIR
LIT = MAR2
WORKSPACE = LIT
EOUTPUT - 1 = CPCR
BMAR + 1 = MAR2
A1 = MIR
EOUTPUT - 1 = CPCR
PMAR + 1 = MAR2
A2 = MIR
EOUTPUT - 1 = CPCR
PMAR + 1 = MAR2
A3 = MIR
EOUTPUT - 1 = CPCR
BMAR + 1 = MAR2
B = MIR
EOUTPUT - 1 = CPCR
BMAR + 1 = MAR2
ASR
BMAR R = MIR
B = SAR
EOUTPUT - 1 = CPCR
LIT = A3
GREG1 = LIT; COMF B = SAR
LIT L = BR1
NEXTLIGHT: CLEARBUFF - 1 = CPCR
A3 = MAR2
LIT = A1
PRINTBUFF = LIT
NEXTREG: EINPUT - 1 = CPCR
BMAR L = BR1
COMP B = SAR
R C = A3; LCTR
16 = SAR; 7 = LIT
0 = MIR; B
NEXTDIGIT: A3 AND LIT = A2; IF LC1 % A2 CONTAINS LS 4 BITS OF A REG
15 = LIT; 4 = SAR
A3 R = A3

```



```

02A5 4809 C153 0070 00FC
02A6 007C 0003 0030 00E0
02A7 700E C140 2C30 00F0
02A8 007C 0003 0030 00E0
02A9 4809 CC41 8030 00F0
02AA 0000 0000 0030 0010
02AB 4809 CC40 8030 00F0
02AC 4809 8B02 8B2C 00F0
02AD 004C 0000 0030 008C
02AE 4809 AC03 001C 00F0
02AF 4809 2C52 0030 00F0
02B0 58C8 00C3 0030 00F0
02B1 045C 00C3 0030 0060
02B2 2FC9 AC00 4C30 00F0
02B3 2FC9 00C0 0030 00F0
02B4 2808 00C0 0030 00F0
02B5 2A1C 00C0 0030 004C
02B6 4809 00C0 0030 00F0
02B7 800E 00C0 0030 00F0
02B8 2A1C 00C0 0030 0040

02B9 4809 A003 001C 00F0
02BA 047C 00C3 007C 005C
02BB 4809 00C0 0030 20FC
02BC 4809 0F40 9C00 00F0
02BD 000C 0000 0030 0010
02BE 4809 E0C3 1030 00F0
02BF 4809 E152 0030 00F0
02C0 008C 0003 0030 00F0
02C1 58C8 E152 0030 00F0
02C2 3480 0000 0030 006C
02C3 01CC 00C3 0030 00E0
02C4 58C8 E152 0030 00F0
02C5 0490 0000 0030 006C
02C6 0180 00C3 0030 00E0
02C7 58C8 E152 0030 00F0
02C8 04AC 00C3 0070 0060
02C9 020C 00C3 0030 00E0
02CA 58C8 E152 0030 00F0
02CB 048C 0000 0070 0060
02CC 028C 00C3 0030 00E0
02CD 58C8 E152 0030 00F0
02CE 04CC 00C3 0070 0060
02CF 4809 E003 001C 00F0
02D0 2808 0000 0030 00F0
02D1 277C 00C3 0030 004C
02D2 4809 A140 4030 00F0
02D3 002C 0000 0070 00E0
02D4 4809 E159 0030 00F0
02D5 02FC 00C3 0030 00E0
02D6 7008 00C3 0030 00F0
02D7 298C 0000 0030 0040
02D8 040C 0000 0030 0060
02D9 1F4C 00C3 0070 0060
02DA 048C 00C3 0030 0060
02DB 04FC 00C3 0030 0060
02DC 050C 00C3 0030 0060
02DD 051C 0000 0030 0060
02DE 4809 20C3 001C 00F0
02DF 0260 00C3 0070 00E0

A2 GTR LIT
9 = LIT
IF TRUE THEN A2 + LIT = A2; STEP ELSE SKIP % A01 7 FOR ECL
7 = LIT
A2 + B C = B
8 = SAR
B = MIR
NOT CIR R = B, INC
24 = SAR; 4 = LIT
A1 = MAR2
LIT EOL B
IF TRUE THEN SET LC1; STEP ELSE SKIP % TRUE MEANS HALFWORD
IF TRUE THEN SET LC1; STEP ELSE SKIP % COMPLETED-WRITE IT INTO MEMORY
EOUTPUT - 1 = CPCR
IF LC1 THEN SET LC1; A1 + 1 = A1 % INCREMENT PRINTBUF ADDR
IF LC1 THEN SET LC1; 0 = B % CLEAR E FOR NEXT HALFWORD
IF LC1 THEN SET LC1; STEP ELSE SKIP % 16 BITS OF THE GIVEN REGISTER
NEXTDIGIT - 1 = MPCR % HAVE BEEN CONVERTED TO BCL FORMAT
BMI % RESTORE PARTIAL P CONSTRUCT
IF NOT COV THEN STEP ELSE SKIP
NEXTDIGIT - 1 = MPCR % LOOP DONE 8 TIMES FOR 32 BITS OF EACH
% GENERAL REGISTER
A1 = MAR2
EOUTPUT - 1 = CPCR
ASR % PREPARE TO WRITE OUT LAST HALFWORD
% AT THIS POINT, A FULL REG IS DONE
% REFERENCE RMI
% RESTORE OLD READ ADDRESS IN A3
8 = SAR
% SET UP NEXT READ ADDRESS
A3 + 1 = A3
A3 EOL LIT
8 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
16 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
24 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
32 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
40 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
48 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1; STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
% MAR2 CONTAINS ADDRESS OF NEXT REG.
% ARE ARE WE FINISHED WITH ONE LINE?
IF LC1 THEN STEP ELSE SKIP
NEXTHEIGHT - 1 = MPCR
A1 + LIT = A1
% PUT SPACE BETWEEN REGISTER VALUES
% CHECK IF ALL REG HAVE BEEN DUMPED
% CURRENTLY, ROUTINE IS SET FOR 48 REGS
2 = LIT
A3 EOL LIT
47 = LIT
IF TRUE THEN STEP ELSE SKIP
% READ ANOTHER REGISTER
NEXTREG - 1 = MPCR
WRITEBUFF - 1 = CPCR
% PRINT OUT LAST 8 REGISTERS
CLEARBUFF - 1 = CPCR
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
WRITEBUFF - 1 = CPCR
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
WRITEBUFF - 1 = CPCR
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
LIT + 1 = MAR2
WORKSPACE = LIT
% LOAD THE ADDRESS OF A1 INTO MAR2

```

139

140

EXPAND:

```

0335 1809 00C3 0070 20F0
0336 1809 CF43 A030 00F0
0337 0000 0000 0070 0010
0338 1809 E0C1 0B70 C0F0
0339 0000 0000 0030 0020
033A 1809 0C40 8B70 C0F0
033B 1809 CC40 2000 C0F0
033C 1809 C0E2 2000 C0F0
033D 1809 0641 0020 C0F0
033E 0000 0000 0030 0030
033F 1809 C001 0010 C0F0
0340 0500 00C3 0000 0060
0341 1809 0C41 2000 00F0
0342 0000 0000 0000 0020
0343 1809 00C3 8030 24F0
0344 1809 E001 2070 00F0
0345 1809 C0C3 A030 00F0
0346 1809 CF41 0010 00F0
0347 0000 0000 0030 0030
0348 0500 00C3 0000 0060
0349 1809 0000 0000 24F0
034A 1809 CF40 2030 C0F0
034B 1809 E0C1 0000 C0F0
034C 0000 0000 0030 0020
034D 1809 0C40 B0C0 00F0
034E 1809 CC5F 0010 00F0
034F 0000 00C3 0000 0030
0350 0500 0000 0070 C060
0351 1809 0C40 8C30 C0F0
0352 0000 0000 0070 0020
0353 1809 E0C1 2030 00F0
0354 1809 C0C3 A030 00F0
0355 1809 CF41 0010 C0F0
0356 0000 0000 00C3 0030
0357 0600 0000 0000 C060
0358 1809 E0E1 1700 C0F0
0359 1809 E0C1 2030 00F0
035A 0000 00C3 0000 C020
035B 1809 C0C3 A030 C0F0
035C 1809 C012 0000 00F0
035D 5019 00C3 0000 00F0
035E 0610 C0C3 0030 C040
035F 1809 0F40 2000 00F0
0360 1809 CC5F 0000 00F0
0361 0000 00C3 0000 0030
0362 33E0 00C3 0000 C040
0363 1809 C0C3 0030 20F0
0364 1809 0F40 0030 C0F0
0365 0000 00C3 0000 0010
0366 1809 00C3 0000 00F0
0367 4820 C0C3 0000 00F0

```

EOUT:

```

* THIS ROUTINE WILL TAKE A BUFFER
* CONTAINING 32 BIT WORDS AND EXPAND EACH01198C00 D
* INTO 2 - 32 BIT WORDS, PUTTING THE INFO01199C00 D
* IN THE LHM OF EACH 32 BIT WORD. C1201C00 D
* BR1 MUST CONTAIN THE BUFFER ADDRESS C1202C00 D
* AND A3 MUST CONTAIN # OF BUFFERS/COUNT C1203C00 D
* REFERENCE BR1 01204C00 D
* 01205C00 D
* 01206C00 D
* 01207C00 D
* 01208C00 D
* 01209C00 D
* 01210C00 D
* 01211C00 D
* 01212C00 D
* 01213C00 D
* 01214C00 D
* 01215C00 D
* 01216C00 D
* 01217C00 D
* 01218C00 D
* 01219C00 D
* 01220C00 D
* 01221C00 D
* 01222C00 D
* 01223C00 D
* 01224C00 D
* 01225C00 D
* 01226C00 D
* 01227C00 D
* 01228C00 D
* 01229C00 D
* 01230C00 D
* 01231C00 D
* 01232C00 D
* 01233C00 D
* 01234C00 D
* 01235C00 D
* 01236C00 D
* 01237C00 D
* 01238C00 D
* 01239C00 D
* 01240C00 D
* 01241C00 D
* 01242C00 D
* 01243C00 D
* 01244C00 D
* 01245C00 D
* 01246C00 D
* 01247C00 D
* 01248C00 D
* 01249C00 D
* 01250C00 D
* 01251C00 D
* 01252C00 D
* 01253C00 D
* 01254C00 D
* 01255C00 D
* 01256C00 D
* 01257C00 D

* ISOLATE THE COUNT(BUFF EXPAND FACTOR)
* CALCULATE FIRST OUTPUT ADDRESS
* RETURN IN BR1
* BUFFER ADDR + BEF - 1 IN BR2
* CONTENTS OF 1 WORD INTO C
* WORD CONTENTS INTO UHM OF A2
* ISOLATE BUFFER COUNT
* BUFFER ADDR + COUNT INTO BR2
* OUTPUT 1 EXPANDED HALFWORD
* REFERENCE MAR2
* ISOLATE THE COUNT
* COUNT INTO B
* NEXT READ ADDRESS INTO BR2
* NEXT WORD INTO B
* REDUCE THE COUNT BY 1
* NEXT WRITE ADDRESS
* WRITE OUT NEXT EXPANDED WORD
* REDUCE THE COUNT
* CHECK IF ALL WORDS EXPANDED
* NEXT READ ADDRESS
* REFERENCE BR1
* RESTORE RETURN ADDRESS
* THIS ROUTINE DUMPS THE BUFFERS

```



```

0368 3809 0003 0030 00F0
0369 4809 0003 0030 24F0
036A 4809 0E45 001C 00F0
036B 2F30 00C3 00C0 00F0
036C 4809 0C41 0020 00F0
036D 0000 00C3 00C0 0030
036E 4809 00C3 00C0 00F0
036F 4000 00C3 00C0 0010
0370 4809 0C40 0030 00F0
0371 0620 0000 0030 00C0
0372 4809 00C3 00C0 00F0
0373 4824 00C3 0030 00F0

0374 0630 0000 0030 0040
0375 0640 00C3 00C0 0040
0376 0650 0000 0030 0040

0377 4849 0003 0030 00F0
0378 3050 00C3 00C0 0040
0379 4809 20C3 001C 00F0
037A 0320 0003 0030 00F0
037B 2F30 00C3 00C0 00F0
037C 4809 0C40 0030 00F0
037D 4809 20C1 00F0 00F0
037E 0070 0000 0020 0040
037F 4809 00C3 0030 24F0
0380 4809 0F45 001C 00F0
0381 2F30 00C3 00C0 00F0
0382 48C9 0C40 2070 00F0
0383 0660 0000 0030 00F0
0384 3780 0000 0030 0040
0385 4809 00C3 0030 00F0
0386 4809 00C3 0030 00F0
0387 0000 00C3 0030 0020
0388 4809 00C3 2070 00F0
0389 4809 0001 9070 00F0
038A 4809 0001 1000 00F0
038B 4809 0001 9070 00F0
038C 4809 0012 0030 00F0
038D 5019 0003 0030 00F0
038E 0670 0003 0030 0040
038F 4809 20C3 001C 00F0
0390 0320 00C3 00C0 00F0
0391 2F30 00C3 00C0 0040
0392 4809 00C3 2030 00F0
0393 4809 0C41 0030 00F0
0394 3000 00C3 0030 0030
0395 4809 0C41 0020 00F0
0396 00C3 00C3 0020 0030
0397 4809 0C40 0030 00F0
0398 2F50 0003 0030 0060
0399 3760 0000 0030 0040

039A 3050 0000 0000 0060
039B 4809 20C3 001C 00F0
039C 0320 0003 0030 00F0

IF LC2
ASE
BMA + 1 = MAR2
BINPUT - 1 = CPCR
B L = BR1
COMP 8 = SAR
A2 R = A2
14 = SAR
A2 + AMPCR = AMPCR
OUTDEV - 1 = AMPCR
STEP
EXEC

OUTDEV: SP00 - 1 = HPCR
PR10 - 1 = MPCR
NXTIMP - 1 = HPCR

SP00:
SET LC2
COMPRES - 1 = CPCR
LIT + 1 = MAR2
10CM = LIT
BINPUT - 1 = CPCR
R = MIR
LIT L = BR1
7 = LIT/COMP 16 = SAR
8 = MIR/ASE
BMA + 1 = MAR2
BINPUT - 1 = CPCR
R = A2
10C10 - 1 = CPCR
BSP0 - 1 = HPCR
A2 = MIR
A3 R = A2
16 = SAR
A2 - 1 = A2
A3 C = A3
A3 - 1 = A3
A3 C = A3
A2 EOL 0
IF FALSE THEN SKIP
OPCODE - 1 = HPCR
LIT + 1 = MAR2
10CM = LIT
BINPUT - 1 = CPCR
B = A2, BR1
B L = B
COMP 1 = SAR
A2 + B L = BR1
COMP 8 = SAR
A2 + B = MIR
EDUTPUT - 1 = CPCR
SP00 - 1 = MPCR

PR10:
COMPRES - 1 = CPCR
BPR10:
LIT + 1 = MAR2
10CM = LIT

```



```

0390 2F30 0000 0000 0000 0000
039E 4809 0C40 0A50 00F0
039F 4809 00C1 0F30 00F0
02A0 0000 0000 0000 0020
03A1 4809 0C40 0A50 00F0
03A2 0600 0000 0000 0060
02A3 39AC 0000 0000 0040
03A4 4809 0000 0000 0000
03A5 0000 0000 0000 0020
03A6 4809 0000 0000 0000
03A7 4809 0001 9000 00F0
03A8 4809 0000 1000 00F0
02A9 4809 0001 9000 0000
03AA 4809 0012 0000 0000
02AB 6019 0000 0000 0000
02AC 0600 0000 0000 0040
02AD 4809 2000 0000 0000
02AE 0320 0000 0000 0000
02AF 2F30 0000 0000 0060
02B0 4809 2C40 0000 0000
03B1 0420 0000 0000 0000
02B2 4809 2C40 0A50 00F0
03B3 2F50 0000 0000 0060
03B4 3990 0000 0000 0040

02B5 3809 0000 0000 0000
03B6 4809 0000 0000 0000
03B7 4000 0000 0000 0010
02B8 4809 0640 0000 0000
02B9 06A0 0000 0000 0000
02BA 4809 0000 0000 0000
02BB 4824 0000 0000 0000

03BC 0680 0000 0000 0040
03BD 0600 0000 0000 0040
02BE 0600 0000 0000 0040

02BF 4809 2000 0000 0000
03C0 0320 0000 0000 0000
03C1 2F30 0000 0000 0060
03C2 4809 0C40 0A50 00F0
03C3 4809 0C41 0A50 00F0
02C4 0000 0000 0000 0030
02C5 4809 2001 0000 0000
02C6 0000 0000 0000 0000
03C7 4809 0C40 0A50 00F0
03C8 0600 0000 0000 0060
03C9 3800 0000 0000 0040
02CA 4809 0000 0000 0000
03CB 0000 0000 0000 0020
03CC 4809 0000 1000 0000
03CD 4809 0001 1000 0000
02CE 4809 0000 1000 0000
02CF 0140 0000 0000 0000
03D0 3340 0000 0000 0060
03D1 4809 0000 0000 0000

0390 2F30 0000 0000 0000
039E 4809 0C40 0A50 00F0
039F 4809 00C1 0F30 00F0
0320 0000 0000 0000 0000
0321 0000 0000 0000 0000
0322 0000 0000 0000 0000
0323 0000 0000 0000 0000
0324 0000 0000 0000 0000
0325 0000 0000 0000 0000
0326 0000 0000 0000 0000
0327 0000 0000 0000 0000
0328 0000 0000 0000 0000
0329 0000 0000 0000 0000
0330 0000 0000 0000 0000
0331 0000 0000 0000 0000
0332 0000 0000 0000 0000
0333 0000 0000 0000 0000
0334 0000 0000 0000 0000
0335 0000 0000 0000 0000
0336 0000 0000 0000 0000
0337 0000 0000 0000 0000
0338 0000 0000 0000 0000
0339 0000 0000 0000 0000
0340 0000 0000 0000 0000
0341 0000 0000 0000 0000
0342 0000 0000 0000 0000
0343 0000 0000 0000 0000
0344 0000 0000 0000 0000
0345 0000 0000 0000 0000
0346 0000 0000 0000 0000
0347 0000 0000 0000 0000
0348 0000 0000 0000 0000
0349 0000 0000 0000 0000
0350 0000 0000 0000 0000
0351 0000 0000 0000 0000
0352 0000 0000 0000 0000
0353 0000 0000 0000 0000
0354 0000 0000 0000 0000
0355 0000 0000 0000 0000
0356 0000 0000 0000 0000
0357 0000 0000 0000 0000
0358 0000 0000 0000 0000
0359 0000 0000 0000 0000
0360 0000 0000 0000 0000
0361 0000 0000 0000 0000
0362 0000 0000 0000 0000
0363 0000 0000 0000 0000
0364 0000 0000 0000 0000
0365 0000 0000 0000 0000
0366 0000 0000 0000 0000
0367 0000 0000 0000 0000
0368 0000 0000 0000 0000
0369 0000 0000 0000 0000
0370 0000 0000 0000 0000
0371 0000 0000 0000 0000
0372 0000 0000 0000 0000
0373 0000 0000 0000 0000
0374 0000 0000 0000 0000
0375 0000 0000 0000 0000
0376 0000 0000 0000 0000
0377 0000 0000 0000 0000

% STORE BUFFER ADDRESS IN BR
% ISOLATE COUNTER
% DECREMENT COUNTER
% DECREMENT COUNTER IN A3
% RESTORE A3
% IS COUNTER = 0
% REGENERATE BUFFER ADDRESS
% WRITE NEW ADDRESS IN BR1
% WRITE NEW BUFFER ADDR IN 10CM +1
% THIS ROUTINE INPUTS DATA FROM
% PERIPHERAL DEVICES TO THE DESIGNATED
% BUFFERS. CRD READER, CRT, OR DISK (N1)
% CLEAR LC2
% A2 = (10CM)
% A2 CONTAINS DEVICE CODE
% DISK NOT IMPLEMENTED
% READ SFO FUNCTION
% RETRIEVE BUFFER ADDR.
% STORE BUFFER ADDR IN BR1
% STORE ADDRESS IN BR1
% ISOLATE COUNTER
% DECREMENT COUNTER
% RESTORE A3, LHM CLEARED
% BUFFER EXPANSION FACTOR IN LHM OF A3
% EXPAND BUFFER
% ISOLATE COUNTER

```

IN:

INDEX:

SP01:

```

0302 0000 0003 0070 0020
0303 4809 C012 0000 00F0
0304 5019 0003 0070 00F0
0305 06F0 0000 0070 0040
0306 4809 20C3 001C 00F0
0307 0320 0003 0000 00EC
0308 2F30 0003 0000 0060
0309 4809 2C40 0030 03FC
030A 0280 0003 0000 00E0
030B 2F50 0003 0020 0060
030C 3BEC 0003 0000 0040

030D 4809 20C3 001C 00F0
030E 0320 0003 0000 00EC
030F 2F30 0003 0000 0060
0310 4809 0C40 0030 00F0
0311 4809 0C40 0020 00F0
0312 0000 0000 0000 0030
0313 0700 0003 0000 0060
0314 3000 0003 0000 0060
0315 4809 E0C9 9030 00F0
0316 0000 0000 0000 0020
0317 4809 E0C9 1000 00F0
0318 4809 E15C 1070 00F0
0319 0710 0003 0000 0040
031A 0140 0003 0000 00E0
031B 3340 0000 0000 0060
031C 4809 E0C9 AC30 00F0
031D 0000 0003 0070 0020
031E 4809 C012 0000 00F0
031F 6019 0003 0000 00F0
0320 0710 0003 0000 0040
0321 4809 20C3 001C 00F0
0322 0320 0003 0000 00EC
0323 2F30 0003 0000 0060
0324 4809 2C40 0030 03FC
0325 0280 0003 0000 00E0
0326 2F50 0003 0020 0060
0327 3000 0003 0000 0040

0328 1C98 0018 001C 00F0
0329 9809 C019 001C 1CFC
032A 9C08 0C40 0030 00F0
032B 3A08 0018 001C 1CFC
032C 9818 C0C3 0000 00F0
032D 4909 0003 0000 00F0
032E 0008 0003 0000 00F0
032F DE08 0003 0000 00F0
0330 AEC8 0C42 0000 00F0
0331 682F 0003 0000 00F0

16 = SAR
A2 EOL 0
IF FALSE THEN SKIP
OPCODE - 1 = MPCR
LIT + 1 = MAR2
10CM = LIT
INPUT - 1 = CPCR
LIT + B = MIR
40 = LIT
EOUTPUT - 1 = CPCR
SP01 - 1 = MPCR

LIT + 1 = MAR2
10CM = LIT
INPUT - 1 = CPCR
P = MIR
B L = BR1
COMP 8 = SAR
10C10 - 1 = CPCR
C301 - 1 = MPCR
A3 R = A3
15 = SAR
A3 - 1 = A3
A3 L = A3
A3 OR LIT = A3
20 = LIT
EXPAND - 1 = CPCR
A3 R = A2
16 = SAR
A2 EOL 0
IF FALSE THEN SKIP
OPCODE - 1 = MPCR
LIT + 1 = MAR2
10CM = LIT
INPUT - 1 = CPCR
LIT + B = MIR
40 = LIT
EOUTPUT - 1 = CPCR
C301 - 1 = MPCR

* IS COUNTER ZERO?
* REGENERATE BUFFER ADDR
* NEXT BUFFER ADDR IN MIR (WITH BEF)
* READ CARD READER FUNCTION
* RETRIEVE BUFFER ADDR
* STORE BUFFER ADDR IN MIR
* STORE ADDRESS IN BR1
* ISOLATE COUNTER
* DECREMENT COUNTER
* RESTORE A3, LHM CLEARED
* BUFFER EXPANSION FACTOR IN LHM OF A3
* EXPAND BUFFER
* ISOLATE COUNTER
* IS COUNTER ZERO?
* REGENERATE BUFFER ADDR
* NEXT BUFFER ADDR IN MIR (WITH BEF)
* THIS ROUTINE DOES EXTERNAL IO
* INTERFACE BETWEEN THE UTK20 IOC
* AND THE BURROUGHS TOP. LC2 INDICATES
* IF MAILBOX -1 IS TO BE PASSED
* SET GC2 WHEN GC2 THEN B111=MAR2
* MAR2 B110=MAR2 IF SAI
* WHEN SAI THEN B = MIR
* B111 = MAR2 IF LC2 THEN MW2 ELSE SKIP
* WHEN SAI THEN SET INTJ SKIP
* SET INTJ
* WHEN NOT INT THEN STOP
* WHEN INT THEN NEXT MR2
* WHEN RDC THEN NOT PJ RESET GC2
* IF ABT THEN JUMP ELSE RETN
* ***** INDIRECT WORD ROUTINES *****

```



146



```

044E 3000 0000 0000 0020
044F 4809 C056 A020 C0F0
0450 9000 0000 0020 C010
0451 8809 C840 0C10 C0F0
0452 085C 00C3 0070 C0C0
0453 4809 0000 0000 C0F0
0454 4824 00C3 0C30 C0F0

0455 0860 00C3 0C30 C040
0456 0870 0000 0020 C040
0457 0880 0000 0020 C040
0458 0890 00C3 0000 0740

0459 4809 E0C3 A020 00FC
045A 0000 00C3 0C30 0020
045B 4809 C0C3 0C10 C0F0
045C 0000 0000 0020 C030
045D 08A0 00C3 0000 C060
045E 3809 00C3 0C30 00F0
045F 0880 0000 0C30 0040

0460 4809 2C55 0B70 00FC
0461 00F0 0000 0020 00E0
0462 08C0 00C3 0000 C060
0463 2F30 00C3 0000 C060
0464 080C 00C3 0C30 0040

0465 4809 E155 0B70 00FC
0466 00F0 0000 0C30 00E0
0467 08EC 00C3 0000 C060
0468 2F30 00C3 0000 0060
0469 08F0 00C3 0C1C C040

046A 4809 E155 0B70 00FC
046B 00F0 00C3 0C30 00E0
046C 4809 0C45 0B70 00FC
046D 090C 00C3 0070 0060
046E 2F30 00C3 0C30 0060
046F 091F 00C3 0070 0040

0470 4809 E0C3 A020 C0F0
0471 0000 00C3 0000 C020
0472 4809 C0C3 0010 C0FC
0473 00C0 00C3 0000 0030
0474 4809 0C40 2070 00F0
0475 0920 00C3 0C30 0060
0476 4809 C0C3 0C30 00F0

19 = SAR
A2 AND B R = A2
12 = SAR
A2 + AMPCR = AMPCR
DIRADDR - 1 = AMPCR
STEP
EXEC

DIRADDR: D10 - 1 = MPCR
D11 - 1 = MPCR
D12 - 1 = MPCR
D13 - 1 = MPCR

A3 R = A2
16 = SAR
A2 OR 1 L = BR2
COMP 8 = SAR
EULIN - 1 = CPCR
IF LC2
DIRETURN - 1 = MPCR

D10:
A3 R = A2
16 = SAR
A2 OR 1 L = BR2
COMP 8 = SAR
EULIN - 1 = CPCR
IF LC2
DIRETURN - 1 = MPCR

D11:
B AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DIGN - 1 = MPCR

D12:
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DIGN - 1 = MPCR

D13:
A3 AND LIT = B
15 = LIT
R + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DIGN - 1 = MPCR

DIGN:
A3 R = A2
16 = SAR
A2 OR 1 L = BR2
COMP 8 = SAR
R = A2
EULIN - 1 = CPCR
A2 = MIR

% MASK IJ: FIELD OF IW1
% ISOLATE BIT VALUE IN A2
% COMPUTE JUMP TABLE ADDRESSES
% FOR FORMULA DESIRED
%
%
% Y = IW2
% SHIFT ADDR OF IW1 INTO A2
%
% B = (IW2)
% CLEAR BYTE BIT(IF SET) LC2 = MS BYTE
%
%
% Y = IW2 + (R(X))
% ISOLATE RX FROM IW1
%
% B = (R(X))
%
% Y = IW2 + (R(M))
% MASK OFF M: FIELD M: = RM
%
% B = (R(M))
%
% Y = IW2 + (R(M+1))
% MASK OFF RM INTO B
% B = RM + 1
%
% P = (R(M+1))
%
%
% THIS ROUTINE COMPUTES Y, TEST FOR BYTE
% INST. AND RETURNS TO CALLER OF
% RXMFIELD
% IW1 ADDR INTO BR2 INC BY 1
%
% SAVE (R(X)), (R(M)), OR (R(M+1)) IN A2
% B = (IW2)

```



Address	Hex	Assembly	Comments
0077	4809	0C40 2020 C0F0	B = A2,BM1
0078	3A9E	00C0 0020 C0FC	IF LC2 THEN SET LC2,STEP ELSE SKIP
0079	1E1C	00C0 0000 C06C	LYTEST - 1 = CPCR
007A	4809	0C40 C820 C0F0	A2 + B = B
007B	093C	0000 C000 C040	DIRETURN - 1 = MPCR
007C	4809	0C40 2000 C0F0	
007D	4809	20C3 0C1C C0F0	LIT = MAR2
007E	2FC0	00C0 0020 C060	STACK - 1 = CPCR
007F	2F3C	00C0 0020 C060	INPUT - 1 = CPCR
0080	4809	0C40 8080 C0F0	B R = AMPCR
0081	4809	CC00 0820 C0F0	A2 = B
0082	4820	0000 C0C0 C0F0	JUMP
0083	4809	E0C1 10C0 C0F0	
0084	300C	00C3 0030 C020	COMP 16 = SAR
0085	4809	E65C 10C0 C0F0	A3 OR AMPCR = A3
0086	4809	E0C1 9020 C0F0	A3 C = A3
0087	4809	0C40 2000 C0F0	B = A2
0088	4809	0C41 C010 C0F0	B L = BR2
0089	300C	00C3 C07C C030	COMP 8 = SAR
008A	094C	C0C0 C0C0 C060	EMULIN - 1 = CPCR
008B	4809	C0C3 001C C0F0	A2 OR 1 L = BR2
008C	3000	00C0 0030 C030	COMP 8 = SAR
008D	4809	0C41 2000 C0F0	R L = A2
008E	300C	00C3 007C C020	COMP 16 = SAR
008F	095C	00C0 00C0 C060	EMULIN - 1 = CPCR
0090	4809	C0C5 2030 C0F0	A2 OR B = A2
0091	4809	E0C3 8070 C0F0	A3 R = B
0092	50FC	00C3 C080 C0F0	q = SAR, 15 = LIT
0093	4809	2C55 C020 C0F0	LIT AND B = B
0094	4809	C0C3 8030 C0F0	A2 R = MIR
0095	300C	00C0 C0C0 C020	16 = SAR
0096	0960	C0C3 C0C0 C060	REGSTACK - 1 = CPCR
0097	2F50	00C0 0000 C0F0	EQUIPUT - 1 = CPCR
0098	4809	C0C3 0800 C0F0	A2 = B
0099	49C9	C0C3 C000 C0F0	SET LC1
009A	200C	00C0 0020 C06C	SEICCA - 1 = CPCR
009B	4809	C0C1 2070 C0F0	A2 L = A2
009C	001C	0003 C020 C040	COMP 16 = SAR, 1 = LIT
009D	4809	2F5C 001C C0F0	LIT OR RMAR = MAR2
009E	4809	C0C3 8030 C0F0	A2 R = MIR
009F	2F50	C0C3 C07C C060	EQUIPUT - 1 = CPCR
00A0	4809	E0C3 80C0 C0F0	A3 R = AMPCR
00A1	4909	00C3 0070 C0F0	STEP
00A2	4820	00C0 0070 C0F0	JUMP
00A3	4809	E0C1 10C0 C0F0	
00A4	300C	00C3 0030 C020	COMP 16 = SAR
00A5	4809	E65C 10C0 C0F0	A3 OR AMPCR = A3
00A6	4809	E0C1 9020 C0F0	A3 C = A3
00A7	4809	0C40 2000 C0F0	B = A2
00A8	4809	0C41 C010 C0F0	B L = BR2
00A9	300C	00C3 C07C C030	COMP 8 = SAR
00AA	094C	C0C0 C0C0 C060	EMULIN - 1 = CPCR
00AB	4809	C0C3 001C C0F0	A2 OR 1 L = BR2
00AC	3000	00C0 0030 C030	COMP 8 = SAR
00AD	4809	0C41 2000 C0F0	R L = A2
00AE	300C	00C3 007C C020	COMP 16 = SAR
00AF	095C	00C0 00C0 C060	EMULIN - 1 = CPCR
00B0	4809	C0C5 2030 C0F0	A2 OR B = A2
00B1	4809	E0C3 8070 C0F0	A3 R = B
00B2	50FC	00C3 C080 C0F0	q = SAR, 15 = LIT
00B3	4809	2C55 C020 C0F0	LIT AND B = B
00B4	4809	C0C3 8030 C0F0	A2 R = MIR
00B5	300C	00C0 C0C0 C020	16 = SAR
00B6	0960	C0C3 C0C0 C060	REGSTACK - 1 = CPCR
00B7	2F50	00C0 0000 C0F0	EQUIPUT - 1 = CPCR
00B8	4809	C0C3 0800 C0F0	A2 = B
00B9	49C9	C0C3 C000 C0F0	SET LC1
00BA	200C	00C0 0020 C06C	SEICCA - 1 = CPCR
00BB	4809	C0C1 2070 C0F0	A2 L = A2
00BC	001C	0003 C020 C040	COMP 16 = SAR, 1 = LIT
00BD	4809	2F5C 001C C0F0	LIT OR RMAR = MAR2
00BE	4809	C0C3 8030 C0F0	A2 R = MIR
00BF	2F50	C0C3 C07C C060	EQUIPUT - 1 = CPCR
00C0	4809	E0C3 80C0 C0F0	A3 R = AMPCR
00C1	4909	00C3 0070 C0F0	STEP
00C2	4820	00C0 0070 C0F0	JUMP

04A3	4809	C640	2000	C0F0	AMPCR = A2	% PAGE ADDRESSING IS ALLOWED	01678C00 D
04A4	4809	0000	0000	20F0	ASR	% SAVE RETURN IN A2	01679C00 D
04A5	4809	0F43	001C	C0F0	EMULIN - 1 = CPCR		01680C00 D
04A6	0970	0000	0000	C0F0	R = MIR	% BR1 = BR2	01681000 D
04A7	4809	0C40	0630	C0F0	A2 = B	% TRANSFER B TO MIR	01682C00 D
04A8	4809	0000	0000	C0F0	COMP 8 = SAR	% STORE AMPCR IN B	01683C00 D
04A9	4809	E001	0C10	C0F0	A3 R = A3	% LHM OF A3 INTO BR2	01684C00 D
04AA	0C00	00C0	00C0	C0F0	A3 L = A3	% ZERO OUT LHM OF A3	01685C00 D
04AB	4809	E000	9C70	C0F0	16 = SAR		01686C00 D
04AC	0000	0000	0000	C0F0	A3 L = A3		01687C00 D
04AD	4809	E001	1C00	C0F0	A3 OR B = A3	% STORE AMPCR IN LHM OF A3	01688C00 D
04AE	4809	EC5C	1000	C0F0	EMULOUT - 1 = CPCR		01689C00 D
04AF	098C	0000	0000	C0F0	A3 L = A2	% STORE AMPCR IN UHM OF A2	01691C00 D
04B0	4809	E001	2000	C0F0	COMP 16 = SAR		01692C00 D
04B1	0000	0000	0000	C0F0	A2 R = A2	% RETURN AMPCR TO LHM OF A2	01693C00 D
04B2	4809	C0C3	AC00	C0F0	A3 R = A3	% ZERO LHM OF A3	01694C00 D
04B3	4809	E000	9000	C0F0	A3 L = A3	% INCREMENT ADDRESS DESTINATION	01695C00 D
04B4	4809	E001	1000	C0F0	EMAR + 1 = B	% STORE DESTINATION ADDR IN LHM OF A3	01696C00 D
04B5	4809	0F45	0870	C0F0	A3 OR B = A3; ASR		01697C00 D
04B6	4809	EC5C	1070	20F0	EMAR R = B; CEAR		01698C00 D
04B7	4809	0F40	8070	40F0	B = SAR	% INCREMENT ORIGIN	01699C00 D
04B8	0000	0000	0000	C0F0	B + 1 L = PRI	% SHIFT COUNT TO LHM OF A3	01701C00 D
04B9	4809	0C47	0C70	C0F0	A3 C = A3		01702C00 D
04BA	4809	E001	9C30	C0F0	16 = SAR	% DECREMENT COUNTER	01703C00 D
04BB	0000	0000	0000	C0F0	A3 - 1 = A3; B	% ISOLATE COUNTER IN LHM OF B	01704C00 D
04BC	4809	E00E	1B30	C0F0	B L = B		01705C00 D
04BD	4809	0C41	0B00	C0F0	E R = B	% RESTORE A3	01706C00 D
04BE	4809	0C40	5B00	C0F0	R EQU 0		01707C00 D
04BF	4809	E001	9070	C0F0	COMP 8 = SAR		01708C00 D
04C0	4809	0C52	0C70	C0F0	IF FALSE THEN STEP ELSE SKIP		01709C00 D
04C1	0000	0000	0000	C0F0	HPT - 1 = MPCR		01710C00 D
04C2	600E	0000	0000	C0F0	A2 = AMPCR		01711C00 D
04C3	4A3C	0000	0000	C0F0	STEP		01712C00 D
04C4	4809	C000	0C90	C0F0	JUMP		01713C00 D
04C5	48C9	C000	0C00	C0F0			01714C00 D
04C6	4820	0000	0070	C0F0			01715C00 D
04C7	4809	0F00	1000	C0F0			01716C00 D
04C8	0000	0000	0000	C0F0			01717C00 D
04C9	2809	0000	0000	C0F0			01718C00 D
04CA	0900	0000	0000	C0F0			01719C00 D
04CB	4809	0C52	0000	C0F0			01720C00 D
04CC	5400	C04C	0000	C0F0			01721C00 D
04CD	4809	C000	0000	C0F0			01722C00 D
04CE	4809	C000	2000	C0F0			01723C00 D
04CF	4809	0C40	0C70	C0F0			01724C00 D
04D0	4C09	0C5E	0B00	C0F0			01725C00 D
04D1	2819	C000	0000	C0F0			01726C00 D
04D2	09AC	C000	0000	C0F0			01727C00 D
04D3	4809	C000	0000	C0F0			01728C00 D
04D4	5C09	EC40	1000	C0F0			01729C00 D
04D5	4809	C000	A000	C0F0			01730C00 D
04D6	1000	0A00	0070	C0F0			01731C00 D
04D7							01732C00 D
							01733C00 D
							01734C00 D
							01735C00 D
							01736C00 D
							01737000 D

```

0408 4809 0C41 0820 C0F0
0409 4809 C000 0C30 C0F0
040A 4809 C012 0C30 C0F0
040B 4819 0C00 0C00 C0F0
040C 4D3C 0C00 0C30 C040
040D 3C00 E0E2 1C00 C0F0
040E 4809 E0C3 1030 C0F0
040F 4820 0C00 0C30 C0F0
0410 4809 0C41 0820 C0F0
0411 4809 C0C1 2030 C0F0
0412 4C40 0C00 0C00 C040
0413 4809 C0C3 0C30 C0F0
0414 4809 0C40 0820 C0F0
0415 4D3C 0C00 0C30 C040

0416 0980 00C0 0C30 C060
0417 4809 0C40 0820 C0F0
0418 0C00 0C00 0C30 C0C0
0419 4809 2C41 0C30 C0F0
041A 0080 C0C0 0C30 C080
041B 09C0 0000 0C30 C040

041C 09C0 0000 0C30 C060
041D 4809 0C40 0820 C0F0
041E 0C00 0C00 0C30 C0C0
041F 4809 2C41 0C30 C0F0
0420 01C0 0000 0C30 C080
0421 09E0 0000 0C30 C040

0422 3800 00C0 0C30 C0F0
0423 4809 0C5E 0820 C0F0
0424 4809 C000 0C30 C0F0
0425 48C9 0000 0C00 C0F0
0426 4809 CC4C 0C30 C0F0
0427 4808 0C00 0C30 C0F0
0428 09FC 00C0 0C30 C040
0429 4809 00C0 0C30 C0F0
042A 4809 0C40 0820 C0F0
042B 4808 0C00 0C30 C0F0
042C 0A0C 0000 0C30 C040
042D 280B 0000 0C30 C0F0
042E 0A1C 0000 0C00 C040
042F 0A2C 0000 0C30 C040
0430 280B 0000 0C30 C0F0
0431 0A3C 0000 0C30 C040

```

R L = B  
 A2  
 A2 EOL 0  
 IF TRUE THEN SKIP  
 MULTI - 1 = MPCR  
 IF LC2 THEN NOT A3 = A3 STEP ELSE JUMP  
 A3 + 1 = A3  
 JUMP  
 SREG: B L = B  
 A2 L = A2  
 CHUL - 1 = MPCR  
 A2 R = A2  
 B R = B  
 MULTI - 1 = MPCR

NOTIMP:  
 SAVEDREG - 1 = CPCR  
 AMPCR = B  
 ERRORLIST = AMPCR  
 LIT + B L = B R1  
 B = LIT; COMP 0 = SAR  
 PRERR - 1 = MPCR

OVERFLOW:  
 SAVEDREG - 1 = CPCR  
 AMPCR = B  
 ERRORLIST = AMPCR  
 LIT + B L = B R1  
 B = LIT; COMP 0 = SAR  
 PRERR - 1 = MPCR

CHECKOV:  
 IF LC2 THEN STEP ELSE SKIP  
 C - B = E  
 A2  
 IF MST THEN SET LC1  
 A2 XOR B  
 IF MST THEN STEP ELSE SKIP  
 CLEAROV - 1 = MPCR  
 BHI  
 IF MST THEN STEP ELSE SKIP  
 SNEG - 1 = MPCR  
 IF LC1 THEN STEP ELSE SKIP  
 SETOVBIT - 1 = MPCR  
 CLEAROV - 1 = MPCR  
 IF LC1 THEN STEP ELSE SKIP  
 CLEAROV - 1 = MPCR

SNEG:  
 IF LC2 THEN STEP ELSE SKIP  
 SNEG - 1 = MPCR  
 IF LC1 THEN STEP ELSE SKIP  
 SETOVBIT - 1 = MPCR  
 CLEAROV - 1 = MPCR  
 IF LC1 THEN STEP ELSE SKIP  
 CLEAROV - 1 = MPCR

\* MULT MULTIPLIER BY 2  
 \* CHECK TO SEE IF ENTIRE MULTIPLIER  
 \* HAS BEEN REAL  
 \* IF MULTIPLICAND = 0, THEN DONE  
 \* MOVE B TO UHW  
 \* MOVE A2 TO UHW, 16 = SAR  
 \* CONTINUE MULT OP  
 \* RESTORE REG TO LHM  
 \* RESTORE REG TO LHM  
 \* THIS ROUTINE SETS UP AN ERROR MESSAGE  
 \* "NOT IMPLEMENTED" INSERTED VIA LOADER  
 \* JCL  
 \* THIS ROUTINE WILL PRINT OUT AN ERROR  
 \* DIAGNOSTIC INSERTED VIA LOADER JCL AND  
 \* ABORTS MACHINE EXECUTION.  
 \* TRANSFER ERRORLIST ADDR TO B  
 \* CREATE ERRORLIST ADDR IN R R1  
 \* PRINT THE ERROR MESSAGE AND STOP  
 \* OVERFLOW BIT SETTING  
 \* THIS ROUTINE WILL SET THE OVERFLOW BIT  
 \* IF REQUIRED, OTHERWISE CLEAR IT  
 \* A2 HOLDS "X", B HOLDS "Y", AND MIR  
 \* HOLDS THE ALG SUM (IN MS WORDS)  
 \* IF LC2 IS SET, IT IMPLIES A NEGATIVE  
 \* TEST FOR A SUBTRACTION OPCODE  
 \* A2 TO THE ADDR  
 \* IMPLIES X IS NEGATIVE  
 \* CHECK FOR "LIKE" SIGNS  
 \* CLEAR THE OV BIT, UNLIKE SIGNS  
 \* CHECK FOR NEG SUM  
 \* NEG SUM, LIKE SIGNS  
 \* POS SUM, LIKE SIGNS, NEG X  
 \* POS SUM, LIKE SIGNS, POS X  
 \* NEG SUM, NEG X, LIKE SIGNS

151



```

0528 4809 2C43 0C1C 00FF
0529 0100 00C0 0C30 00E0
052A 4809 2E52 0000 00F0
052B 0200 0000 0C30 00E0
052C 5819 00C0 0C30 00E0
052D 4820 A0C1 0000 00F0
052E 4809 20C3 001C 00F0
052F 0100 00C0 0000 00E0
0530 4820 A0C1 0000 00E0

0531 4809 0640 0030 00E0
0532 4809 20C3 001C 00F0
0533 0260 0000 0000 00E0
0534 2F30 0000 0000 00E0
0535 4809 0C40 4C30 00F0
0536 4809 0F45 0C1C 00E0
0537 2F30 0000 0C30 00E0
0538 4809 0C40 2C30 00F0
0539 4809 0F45 001C 00E0
053A 2F30 0000 0000 00E0
053B 4809 0C40 1000 00F0
053C 4809 20C3 001C 00F0
053D 2F30 0000 0C30 00E0
053E 4809 0C40 0030 00F0
053F 4809 0C40 0030 00F0
0540 4809 0000 0C30 00F0
0541 4820 0000 0000 00E0

0542 4809 0640 0030 00E0
0543 4809 20C3 001C 00F0
0544 0200 0000 0000 00E0
0545 2F30 0000 0000 00E0
0546 4809 0C40 0030 00F0
0547 4809 A0C1 20C3 00F0
0548 0020 0000 0000 00E0
0549 4809 0C40 A070 00F0
054A 4809 C191 20C3 00F0
054B 4809 C0C3 1000 00F0
054C 4809 A0C3 0000 00F0
054D 4809 A0C1 4030 00F0
054E 4809 AC5C 4030 00F0
054F 4809 680E 4000 00F0
0550 A0C0 0000 0000 00E0
0551 40C5 0C40 0030 00F0
0552 4809 A000 0000 00F0
0553 0000 0000 0000 00E0
0554 4809 A0C1 4030 00F0
0555 4809 E003 8070 00F0
0556 4809 AC5C 4000 00F0
0557 4809 E000 0070 00F0
0558 4809 0000 0000 00F0
0559 483F 0000 0000 00F0

STACK2:  LIT + B = MAR2
          16 = LIT
          LIT EOL B
          32 = LIT
          IF TRUE THEN SKIP
          A1 C = A1 J JUMP
          LIT = MAR2
          16 = LIT
          A1 C = A1 J JUMP

RESREG:  AMPCR = MIR
          LIT + 1 = MAR2
          WORKSPACE = LIT
          INPUT - 1 = CPCR
          B = A1
          BHAR + 1 = MAR2
          INPUT - 1 = CPCR
          B = A2
          PHAR + 1 = MAR2
          INPUT - 1 = CPCR
          R = A3
          LIT = MAR2
          INPUT - 1 = CPCR
          R = MIR,BMI
          B = AMPCR,BMI
          STEP
          JUMP

RESTPSW:
          AMPCR = MIR
          LIT = MAR2
          PSW = LIT
          INPUT - 1 = CPCR
          B = MIR,BMI
          A1 L = A2
          COMP 16 = SAR, 2 = LIT
          A2 R = A2
          A2 + LIT L = A2
          A2 OR B = A3
          A1 R = A1
          A1 L = A1, BMI
          A1 OR B = A1
          A1 AND 9011 = A1
          IFETCH - 1 = CPCR
          B = MIR
          A1 R = A1
          16 = SAR
          A1 L = A1
          A3 R = B
          A1 OR B = A1,BMI
          A3 = AMPCR
          STEP
          RETN

```





154

```

0547 4809 18C1 A03C 00F0
0548 9000 0000 0030 0020
0549 4809 CC56 8B3C 00F0
054A 2000 00C0 0030 0010
054B 0BAC 00C0 0030 0040

054C 4809 18C1 A020 00F0
054D 3000 00C0 0030 0020
054E 4809 CC56 8B3C 00F0
054F 9000 00C0 0030 0010
0550 0B80 00C0 0030 0040

05B1 4809 18C1 A03C 00F0
05B2 1C00 00C0 0030 0020
05B3 4809 CC56 8B3C 00F0
05B4 4000 00C0 0030 0010
05B5 0B80 00C0 0030 0040

05B6 4809 2C5E 0030 00F0
05B7 0010 00C0 0030 00E0
05B8 7419 2C52 0030 00F0
05B9 5B6C 0030 0030 0040
05BA 0020 00C0 0030 00E0
05BB 5B19 00C0 0030 00F0
05BC 401C 00C0 0030 0040
05BD 4100 00C0 0030 0040

05BE 4809 0000 0030 24F0
05BF 4809 0C40 0030 00F0
05C0 4809 0640 0030 00F0
05C1 4809 2000 0030 00F0
05C2 0260 00C0 0030 00E0
05C3 2F5C 00C0 0030 0060
05C4 4809 0F46 0030 00F0
05C5 4809 A0C0 0030 00F0
05C6 2F50 00C0 0030 0060
05C7 4809 0F46 0030 00F0
05C8 4809 C0C0 0030 00F0
05C9 2F50 00C0 0030 0060
05CA 4809 0F46 0030 00F0
05CB 4809 E0C0 0030 00F0
05CC 2F50 00C0 0030 0060
05CD 4809 CC40 0030 00F0
05CE 4809 00C0 0030 00F0

SRM14:
0101 C = A2
21 = SAR
A2 AND B R = B
10 = SAR
SRMTEST - 1 = MPCR

SRM15:
0101 C = A2
19 = SAR
A2 AND B R = B
12 = SAR
SRMTEST - 1 = MPCR

SRM16:
0101 C = A2
17 = SAR
A2 AND B R = B
14 = SAR
SRMTEST - 1 = MPCR

SRMTEST:
LIT GEO B
1 = LIT
IF FALSE THEN LIT EOL B; SKIP % TEST CONTENTS OF "M" (0 OR 1)
DAW1 - 1 = MPCR
2 = LIT
IF TRUE THEN SKIP
IAW1 - 1 = MPCR
IAW01 - 1 = MPCR
% ***** END RX FORMAT ROUTINES *****

SAVEREG:
ASE
B = MIR
AMPCR = B
LIT = MAR2
WORKSPACE = LIT
FOURPUT - 1 = CPCR
EMAR + 1 = MAR2
A1 = MIR
EOUTPUT - 1 = CPCR
EMAR + 1 = MAR2
A2 = MIR
EOUTPUT - 1 = CPCR
EMAR + 1 = MAR2
A3 = MIR
EOUTPUT - 1 = CPCR
B = AMPCR
STEP

% INDIRECT ADDRESSING ROUTINE
% FROM SRM2 AND CALL THE APPROPRIATE
% ISOLATE :M: FIELD = 12
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE WILL REMOVE THE :M: FIELD
% FROM SRM2 AND CALL THE APPROPRIATE
% INDIRECT ADDRESSING ROUTINE
% ISOLATE :M: FIELD = 14
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE WILL REMOVE THE :M: FIELD
% FROM SRM2 AND CALL THE APPROPRIATE
% INDIRECT ADDRESSING ROUTINE
% ISOLATE :M: FIELD = 16
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE ANALYSES THE :M: FIELD
% CONTENTS M = 0,1,2,3

% ***** END RX FORMAT ROUTINES *****

% THIS ROUTINE SAVES LOGIC UNIT REG.
% REFERENCE R2/MAR
% STORE B IN MIR
% SAVE RETURN IN B
% WRITE B INTO WORKSPACE
% WRITE A1 INTO WORKSPACE + 1
% WRITE A2 INTO WORKSPACE + 2
% WRITE A3 INTO WORKSPACE + 3
% RESTORE ADDRESS
%
02038C00 D
02039C00 D
02040C00 D
02041C00 D
02042C00 D
02043C00 D
02044C00 D
02045C00 D
02046C00 D
02047C00 D
02048C00 D
02049C00 D
02050C00 D
02051C00 D
02052C00 D
02053C00 D
02054C00 D
02055C00 D
02056C00 D
02057C00 D
02058C00 D
02059C00 D
02060C00 D
02061C00 D
02062C00 D
02063C00 D
02064C00 D
02065C00 D
02066C00 D
02067C00 D
02068C00 D
02069C00 D
02070C00 D
02071C00 D
02072C00 D
02073C00 D
02074C00 D
02075C00 D
02076C00 D
02077C00 D
02078C00 D
02079C00 D
02080C00 D
02081C00 D
02082C00 D
02083C00 D
02084C00 D
02085C00 D
02086C00 D
02087C00 D
02088C00 D
02089C00 D
02090C00 D
02091C00 D
02092C00 D
02093C00 D
02094C00 D
02095C00 D
02096C00 D
02097C00 D

```

```

0500 4809 2001 0800 00F0
0501 0020 0000 0070 00A0
0502 4809 2052 0030 00FC
0503 0010 0000 0000 00E0
0504 2F70 0000 0000 0060
0505 4809 0000 0000 00FC
0506 0000 0000 0000 0000

0507 4809 2001 0030 00F0
0508 0020 0000 0000 00A0
0509 2F70 0000 0070 0060
050A 3060 0000 0090 0040
050B 4809 0040 0030 00FC
050C 4809 2000 0010 00F0
050D 0240 0000 0030 00E0
050E 2F50 0000 0020 0060
050F 4809 2000 0010 00F0
0510 0220 0000 0000 00E0
0511 2F30 0000 0000 0060
0512 4809 0040 0030 00FC
0513 480E 0000 0000 00F0
0514 2F00 0000 0000 0060
0515 0600 0000 0070 0040

05E6 4809 0640 2020 00F0
05E7 4809 2000 0030 00F0
05E8 0590 0000 0070 00E0
05E9 4809 2700 0010 00FC
05EA 3220 0000 0070 00B0
05EB 2F30 0000 0000 0060
05EC 4809 0040 0030 00FC
05ED 4809 0000 0000 00F0
05EE 0070 0000 0030 00A0
05EF 4809 0040 0070 00F0
05F0 4C19 2001 0F00 00F0
05F1 4809 0001 0F30 00FC
05F2 4809 0040 0030 00FC
05F3 4809 2000 0000 00F0
05F4 0210 0000 0000 00E0
05F5 2F70 0000 0070 0060
05F6 5E60 0000 0070 0040
05F7 4809 0000 0000 00F0
05F8 4809 0000 0000 00F0
05F9 4820 0000 0000 00F0

JUMP
STARTIME:
%
% THIS ROUTINE STARTS THE EXTERNAL
% CLOCK OF THE IOP.
LIT L = B
2 = LIT1 COMP 16 = SAR
LIT OR B = MIR
1 = LIT
EXTIO - 1 = CPCR
STEP
OPCODE - 1 = MPCR
%
% THIS ROUTINE SAMPLES THE EXTERNAL
% CLOCK OF THE IOP AND INSERTS THE TIME
% INTO CLOCKTIME IN S-MEMORY AND CALLS
% THE LOADER.
% STORE FUNCTION IN MIR
% PUT FUNCTION 2 IN B
LIT L = MIR
2 = LIT1 COMP 16 = SAR
EXTIO - 1 = CPCR
STOPTIME - 1 = MPCR
B = MIR
LIT = MAR2
CLOCKTIME = LIT
EQUINPUT - 1 = CPCR
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
B
IF MST THEN STEP ELSE SKIP
DUMPREG - 1 = CPCR
NEWCARD - 1 = MPCR
%
% THIS ROUTINE WILL PRINTOUT THE CONTENTS
% OF PRINTOUT TO THE CRT OR PTR
% A2, MIR, AND B ARE USED IN THIS ROUTINE
% SAVE AMPCR
% PUT ADDRESS OF PRINTOUT IN PTR
AMPCR = A2
LIT = MIR
PRINTBUFF = LIT
LIT = MAR2
STATUS2 = LIT1 COMP 1 = SAR
EINPUT - 1 = CPCR
B L = B
STEP
COMP 16 = SAR1 7 = LIT
B
IF MST THEN LIT L = EBIT SKIP
1 L = GBI
B = MIR
LIT = B
33 = LIT
EXTIO - 1 = CPCR
DOUT - 1 = MPCR
A2 = AMPCR
STEP
JUMP
WRITEBUFF:
%
% THIS ROUTINE STARTS THE EXTERNAL
% CLOCK OF THE IOP.
LIT L = B
2 = LIT1 COMP 16 = SAR
LIT OR B = MIR
1 = LIT
EXTIO - 1 = CPCR
STEP
OPCODE - 1 = MPCR
%
% THIS ROUTINE SAMPLES THE EXTERNAL
% CLOCK OF THE IOP AND INSERTS THE TIME
% INTO CLOCKTIME IN S-MEMORY AND CALLS
% THE LOADER.
% STORE FUNCTION IN MIR
% PUT FUNCTION 2 IN B
LIT L = MIR
2 = LIT1 COMP 16 = SAR
EXTIO - 1 = CPCR
STOPTIME - 1 = MPCR
B = MIR
LIT = MAR2
CLOCKTIME = LIT
EQUINPUT - 1 = CPCR
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
B
IF MST THEN STEP ELSE SKIP
DUMPREG - 1 = CPCR
NEWCARD - 1 = MPCR
%
% THIS ROUTINE WILL PRINTOUT THE CONTENTS
% OF PRINTOUT TO THE CRT OR PTR
% A2, MIR, AND B ARE USED IN THIS ROUTINE
% SAVE AMPCR
% PUT ADDRESS OF PRINTOUT IN PTR
AMPCR = A2
LIT = MIR
PRINTBUFF = LIT
LIT = MAR2
STATUS2 = LIT1 COMP 1 = SAR
EINPUT - 1 = CPCR
B L = B
STEP
COMP 16 = SAR1 7 = LIT
B
IF MST THEN LIT L = EBIT SKIP
1 L = GBI
B = MIR
LIT = B
33 = LIT
EXTIO - 1 = CPCR
DOUT - 1 = MPCR
A2 = AMPCR
STEP
JUMP

```



157



```

061F 49C9 0000 003C 00F0
0620 4809 0000 003C 00F0
0621 4809 CC40 207C 00F0
0622 4809 A0C0 8000 00F0
0623 A00C 00C0 0030 0020
0624 4809 CC40 0030 00F0
0625 580B 0000 0000 00F0
0626 9C1C 00C0 0C70 004C
0627 4809 A0C0 8000 00FC
0628 9C0F 00C0 0C70 0020
0629 4809 CC40 0030 00F0
062A 580B 00C0 0070 00FC
062B 5FFC 0000 0030 0040
062C 4809 00C0 000C 24FC
062D 4809 0F43 801C 00FC
062E 0000 0000 0030 0010
062F 4809 C000 0030 00F0
0630 9809 00C0 0070 1CF0
0631 9C0B 00C0 0030 00F0
0632 2809 C0C0 000C 00FC
0633 1820 0000 003C 00FC

0634 1809 0540 2030 0CF0
0635 1809 2003 0C1C 00FC
0636 022C 0003 0C30 00E0
0637 2F30 00C0 0C30 0060
0638 1809 0C40 0030 00FC
0639 4809 00C0 0C00 00F0
063A 27EC 00C0 0C70 0060
063B 1809 A001 0E30 00FC
063C 000C 00C0 0030 0020
063D 4809 0C40 8000 00F0
063E 4809 CC41 0C10 00FC
063F 0000 00C0 0C70 0030
0640 50E0 C0C0 0000 0060
0641 4809 C0C0 0030 00FC
0642 4809 A001 2000 00F0
0643 0000 00C0 0C3C 0020
0644 4809 C000 A030 00F0
0645 4809 C0C0 A030 00F0
0646 4809 C019 0030 00F0
0647 7429 A0C0 4000 00F0
0648 4809 CC40 0030 00F0
0649 4809 00C1 0B00 0020
064A A000 0000 0C70 0020
064B 4809 A0C0 C000 00FC
064C 0000 0000 007C 002C
064D 4809 A001 4000 00FC
064E 4809 AC5C 4030 00F0
064F 4820 00C0 0C30 00F0

IFETCH:
02180C00 D
0219000 D
0220C0C0 D
0221C000 D
0222C000 D
0223C000 D
0224C000 D
0225C000 D
0226C000 D
0227C000 D
0228C000 D
0229C000 D
0230C000 D
0231C000 D
0232C000 D
0233C000 D
0234C000 D
0235C000 D
0236C000 D
0237C000 D
0238C000 D
0239C000 D
0240C000 D
0241C000 D
0242C000 D
0243C000 D
0244C000 D
0245C000 D
0246C000 D
0247C000 D
0248C000 D
0249C000 D
0250C000 D
0251C000 D
0252C000 D
0253C000 D
0254C000 D
0255C000 D
0256C000 D
0257C000 D
0258C000 D
0259C000 D
0260C000 D
0261C000 D
0262C000 D
0263C000 D
0264C000 D
0265C000 D
0266C000 D
0267C000 D
0268C000 D
0269C000 D
0270C000 D
0271C000 D
0272C000 D
0273C000 D
0274C000 D
0275C000 D
0276C000 D
0277C000 D
0278C000 D
0279C000 D
0280C000 D
0281C000 D
0282C000 D
0283C000 D
0284C000 D
0285C000 D
0286C000 D
0287C000 D
0288C000 D
0289C000 D
0290C000 D
0291C000 D
0292C000 D
0293C000 D
0294C000 D
0295C000 D
0296C000 D
0297C000 D
0298C000 D
0299C000 D
0300C000 D

* FLAG USED TO IDENTIFY THIS ROUTINE
* TRANSFER MTR TO B
* TRANSFER RMIR TO A2
* SEND B TO THE ADDR
* IF LST THEN STEP ELSE SKIP * CHECK IF PAGING SELECTED
* JUMP TO PAGING ROUTINE
* TEST IF BREAKPOINT SELECTED
* JUMP TO BKPT ANALYSIS ROUTINE
* REFERENCE MAR2
* MAR2 CONTAINS ADDRESS
* RESTORE MTR
* PERFORM WRITE INTO MEMORY
* CLEAR LCI
* THIS ROUTINE WILL FETCH AN INSTRUCTION
* AND ENABLE A TRACE OF ALL REGISTERS IF
* PRESELECTED VIA A TRACE CONTROL CARD
* STORE RETURN ADDRESS
* READ IN SR #2
* SR #2 TO THE ADDR
* SKIP * TRACE IF TRUE
* JUMP TO REGISTER DUMPING ROUTINE
* ISOLATE ADDRESS IN PAR FIELD OF PSW
* INSERT ADDRESS INTO PR2
* PR2 IS FILLED FROM 2ND LSB OF SOURCE
* RETRIEVE INSTRUCTION AT ADDRESS IN PR2
* RESTORE RETURN ADDRESS
* ISOLATE PAR INTO A2
* TEST FOR UPPER MEMORY BOUNDARY
* IF FALSE THEN A1 + 1 = A1; JUMP * NORMAL INCREMENT
* CREATE 1024 IN B
* CLEAR PAR
* RESTORE B AND SET PAR TO 1024
* THIS ROUTINE WILL CALCULATE AN ACTUAL
* ADDRESS WHEN PASSED A PAGE NUMBER
* REFERENCE AND AN OFFSET IN THE PR2 REG. C0276100 D
* A1A2A3,AMPCR MUST BE SAVED TO BE USED C0277100 D

```



\* UYK-20 INSTRUCTIONS BEING EMULATED.  
 \* A1 CONTAINS THE PSW  
 \* A2 SERVES AS A TEMPORARY REGISTER  
 \* FOR RETURNS, ETC.  
 \* F IS THE WORKING REGISTER  
 \* A3 CONTAINS THE INSTRUCTION

02338000 D  
 02339000 D  
 02340000 D  
 02341000 D  
 02342000 D  
 02343000 D  
 02344000 D  
 02345000 D  
 02346000 D  
 02347000 D  
 02348000 D  
 02349000 D  
 02350000 D  
 02351000 D  
 02352000 D  
 02353000 D  
 02354000 D  
 02355000 D  
 02356000 D  
 02357000 D  
 02358000 D  
 02359000 D  
 02360000 D  
 02361000 D  
 02362000 D  
 02363000 D  
 02364000 D  
 02365000 D  
 02366000 D  
 02367000 D  
 02368000 D  
 02369000 D  
 02370000 D  
 02371000 D  
 02372000 D  
 02373000 D  
 02374000 D  
 02375000 D  
 02376000 D  
 02377000 D  
 02378000 D  
 02379000 D  
 02380000 D  
 02381000 D  
 02382000 D  
 02383000 D  
 02384000 D  
 02385000 D  
 02386000 D  
 02387000 D  
 02388000 D  
 02389000 D  
 02390000 D  
 02391000 D  
 02392000 D  
 02393000 D  
 02394000 D  
 02395000 D  
 02396000 D  
 02397000 D

067C 0C30 00C3 00C0 0040  
 067D 0C30 00C3 00C0 0040  
 067E 0C50 00C3 00C0 0040  
 067F 0C60 00C3 00C0 0040  
 0680 0C7C 00C3 00C0 0040  
 0681 0C8C 00C3 00C0 0040  
 0682 0C9C 00C3 00C0 0040  
 0683 0CAB 00C3 00C0 0040  
 0684 0CB0 00C3 00C0 0040  
 0685 0CC0 00C3 00C0 0040  
 0686 0CD0 00C3 00C0 0040  
 0687 0CEE 00C3 00C0 0040  
 0688 0CF0 00C3 00C0 0040  
 0689 0D00 00C3 00C0 0040  
 068A 0D10 00C3 00C0 0040  
 068B 0D20 00C3 00C0 0040  
 068C 0D30 00C3 00C0 0040  
 068D 0D40 00C3 00C0 0040  
 068E 0D50 00C3 00C0 0040  
 068F 0D60 00C3 00C0 0040  
 0690 0D70 00C3 00C0 0040  
 0691 0D80 00C3 00C0 0040  
 0692 0D90 00C3 00C0 0040  
 0693 0DA0 00C3 00C0 0040  
 0694 0DB0 00C3 00C0 0040  
 0695 0DC0 00C3 00C0 0040  
 0696 0DD0 00C3 00C0 0040  
 0697 0DE0 00C3 00C0 0040  
 0698 0DF0 00C3 00C0 0040  
 0699 0E00 00C3 00C0 0040  
 069A 0E10 00C3 00C0 0040  
 069B 0E20 00C3 00C0 0040  
 069C 0E30 00C3 00C0 0040  
 069D 0E40 00C3 00C0 0040  
 069E 0E50 00C3 00C0 0040  
 069F 0E60 00C3 00C0 0040  
 06A0 0E70 00C3 00C0 0040  
 06A1 0E80 00C3 00C0 0040  
 06A2 0E90 00C3 00C0 0040  
 06A3 0EA0 00C3 00C0 0040  
 06A4 0EB0 00C3 00C0 0040  
 06A5 0EC0 00C3 00C0 0040  
 06A6 0ED0 00C3 00C0 0040  
 06A7 0EE0 00C3 00C0 0040  
 06A8 0EF0 00C3 00C0 0040  
 06A9 0F00 00C3 00C0 0040  
 06AA 0F10 00C3 00C0 0040  
 06AB 0F20 00C3 00C0 0040  
 06AC 0F30 00C3 00C0 0040  
 06AD 0F40 00C3 00C0 0040  
 06AE 0F50 00C3 00C0 0040  
 06AF 0F60 00C3 00C0 0040  
 06B0 0F70 00C3 00C0 0040  
 06B1 0F80 00C3 00C0 0040

161



060C 1080 0000 0000 0040	0P012 - 1 = MPCR			02458000 0
060D 1070 0000 0030 0040	0P013 - 1 = MPCR			02459000 0
				02460000 0
				02461000 0
060E 4809 2055 0800 0060	B AND LIT = B		* RR TYPE INSTRUCTION	02462000 0
060F 00F0 0000 0070 0060	A3 = LIT		* CONTENTS OF RCM STORED INTO R(A)	02463000 0
060G 51CC 00C0 0000 0060	REGSTACK - 1 = CPCR		* SELECT LS 4 BITS OF R (*P* FIELD)	02464000 0
				02465000 0
060I 2F30 00C0 0000 0060	INPUT - 1 = CPCR		* SELECT REGISTER STACK TO BE USED	02466000 0
060J 4809 0C40 0030 0060	B = MIR		* ADDR OF GEN REG STACK RETURNED IN MAR2	02467000 0
060K 2000 00C0 0030 0060	SETCCA - 1 = CPCR		* PUT CONTENTS OF RCM IN B	02468000 0
060L 4809 00C0 9000 0060	A3 R = A3		* CONTENTS OF RCM IN MIR	02469000 0
060M 80FC 00C0 0000 0060	4 = SAR; 15 = LIT		* ARITHMETIC CC SETTING (ENTER WITH B)	02470000 0
060N 4809 0155 0000 0060	A3 AND LIT = B			02471000 0
060O 51CC 00C0 0070 0060	REGSTACK - 1 = CPCR		* OBTAIN *A* FIELD	02472000 0
060P 2F50 00C0 0000 0060	OUTPUT - 1 = CPCR		* SELECT REGISTER STACK TO BE USED	02473000 0
060Q 66E0 00C0 0000 0040	OPCODE - 1 = MPCR		* ADDR OF GEN REG STACK RETURNED IN MAR2	02474000 0
			* CONTENTS OF RCM INTO R(A)	02475000 0
				02476000 0
				02477000 0
				02478000 0
				02479000 0
				02480000 0
060A 4809 2055 0800 0060	B AND LIT = B		* RI TYPE II, (Y*) INTO R(A)	02481000 0
060B 00F0 0000 0070 0060	15 = LIT		* OBTAIN THE *M* FIELD	02482000 0
060C 51CC 00C0 0000 0060	REGSTACK - 1 = CPCR		* SELECT REGISTER STACK TO BE USED	02483000 0
060D 2F30 00C0 0070 0060	INPUT - 1 = CPCR		* ADDR OF GEN REG STACK RETURNED IN MAR2	02484000 0
060E 4809 0C41 0010 0060	B L = BR2		* SET UP ADDRESS OF Y* IN ER2	02485000 0
060F 00C0 0000 0000 0060	CHMP 0 = SAR			02486000 0
060G 60E0 00C0 0000 0060	EXULIN - 1 = CPCR		* READ (Y*) INTO B	02487000 0
060H 4809 0C40 0050 0060	B = MIR		* (Y*) IN MIR	02488000 0
060I 2000 00C0 0000 0060	SETCCA - 1 = CPCR		* ARITHMETIC CC SETTING (ENTER WITH B)	02489000 0
060J 4809 00C0 8000 0060	A3 R = B		* EXTRACT *A* FIELD	02490000 0
060K 90F0 00C0 0000 0060	4 = SAR; 15 = LIT			02491000 0
060L 4809 2055 0800 0060	B AND LIT = B		* SELECT REGISTER STACK TO BE USED	02492000 0
060M 51CC 00C0 0000 0060	REGSTACK - 1 = CPCR		* ADDR OF GEN REG STACK RETURNED IN MAR2	02493000 0
060N 2F50 00C0 0000 0060	OUTPUT - 1 = CPCR		* WRITE OUT CONTENTS OF Y* INTO R(A)	02494000 0
060O 66E0 00C0 0070 0040	OPCODE - 1 = MPCR			02495000 0
				02496000 0
				02497000 0
				02498000 0
				02499000 0
				02500000 0
060F 6330 00C0 0000 0060	IFETCH - 1 = CPCR		* RK TYPE INSTRUCTION	02501000 0
060A 4809 00C1 1030 0060	A3 L = A3		* (Y) INTO R(A) IF M = 0 OR	02502000 0
060B 00F0 00C0 0000 0040	CHMP 16 = SAR; 15 = LIT		* (Y) + (R(M)) = R(A) IF M = 0	02503000 0
060C 4809 0C50 1000 0060	A3 OR B = A3		* GET CONTENTS OF Y: FIELD	02504000 0
060D 4809 00C0 0070 0060	C = MIR, BR2		* PREPARE A3 FOR STORAGE OF Y: FIELD	02505000 0
060E 4809 00C0 0000 0060	A3 R = A2			02506000 0
060F 4809 00C0 0000 0060	A2 AND LIT = MAR2		* CLEAR MIR, BR2	02507000 0
060G 4809 0156 0010 0060	CHAR NEG 0		* PLACE M: FIELD IN LS 4 BITS OF A2	02508000 0
060H 4809 0F52 0000 0060	IF TRUE THEN STEP ELSE SKIP		* PUT M: FIELD INTO MAR	02509000 0
060I 5008 00C0 0000 0060	RM - 1 = CPCR		* CHECK IF *M* FIELD 0	02510000 0
060J 5670 00C0 0000 0060	A3 L = A2		* ANALYZE RCM AND RETURN VALUE IN MIR	02511000 0
060K 4809 00C1 2000 0060	CHMP 16 = SAR		* ISOLATE Y INTO A2	02512000 0
060L 4809 00C0 0000 0060	A2 R = A2, BHI			02513000 0
060M 4809 00C0 0000 0060	A2 + B = MIR		* PUT Y INTO A2 AND (R(M)) INTO B	02514000 0
060N 2000 00C0 0000 0060	SETCCA - 1 = CPCR		* B, MIR CONTAINS FUTURE CONTENTS OF R(A)	02515000 0
			* ARITHMETIC CC SETTING (ENTER WITH B)	02516000 0
				02517000 0



```

0708 4809 E0C0 8B70 00F0
0709 80FC 00C0 0030 00A0
070A 4809 2C55 0B20 00F0
070B 51C0 00C0 007C 0060
070C 2F5C 00C0 0070 0060
070D 56E0 00C0 0070 004C

070E 5700 00C0 00C0 0060
070F 4809 C041 0010 00F0
0710 00C0 00C0 0030 0030
0711 50EC 00C0 0030 0060
0712 4809 0C40 003C 00F0
0713 20D0 00C0 0000 0060
0714 4809 E0C0 8B20 00FC
0715 80FC 00C0 0030 0080
0716 4809 2C55 0B20 00F0
0717 51C0 00C0 0070 0060
0718 2F5C 00C0 0070 0060
0719 56E0 00C0 0070 004C

071A 2809 00C0 0030 00F0
071B 38C9 00C0 0030 00F0
071C 5F90 00C0 0000 00F0
071D 4809 C640 0040 00F0
071E 104C 00C0 0020 00C0
071F 4809 C0C0 0000 00F0
0720 4824 00C0 00C0 00F0

0721 109C 00C0 00C0 0040
0722 10C0 00C0 0000 0040
0723 30C0 00C0 0020 004C
0724 10D0 00C0 0000 004C

0725 4809 C040 8B20 00F0
0726 30F0 00C0 0030 0080
0727 4809 2C55 0B20 00F0
0728 51C0 00C0 0030 0060
0729 2F3C 00C0 0070 0060
072A 4809 E155 2C30 00F0
072B 00FC 00C0 0000 00EC
072C 48C9 C640 0040 00F0
072D 10EC 00C0 00C0 00C0
072E 4809 C155 0030 00F0
072F 00C0 00C0 0040 00E0
0730 780E 00C0 0000 00F0
0731 30D0 00C0 0030 0040
0732 1824 00C0 0070 00F0

0733 10F0 00C0 0030 0040
0734 1100 00C0 0000 0040
0735 1110 00C0 00C0 0040

AS R = B
20 = SARI 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP013:
EXMFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
B = MIR
SETCCA - 1 = CPCR
A3 R = B
4 = SARI 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE02:
IF LC1
IF LC2
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP02F - 1 = AMPCR
STEP
EXEC

OP02F:
OP020 - 1 = MPCR
OP021 - 1 = MPCR
FAULT - 1 = MPCR
OP023 - 1 = MPCR

OP020:
R R = B
4 = SARI 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A3 AND LIT = A2
15 = LIT
A2 + AMPCR = AMPCR
OP020M - 1 = AMPCR
A2 GEO LIT
12 = LIT
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
EXEC

OP020M:
OP0200 - 1 = MPCR
OP02001 - 1 = MPCR
OP02002 - 1 = MPCR

$ PUT :A: FIELD IN LS 4 BITS OF B
$ PUT ADDR OF R(A) INTO D
$ SELECT REGISTER STACK TO BE USED
$ ADDR OF GEN REG STACK RETURNED IN MAR2
$ (R(M)) + (Y) INTO R(A)
$ GET NEXT INSTRUCTION
$
$ RX TYPE INSTRUCTION
$ (Y) INTO R(A)
$ ANALYZE "M" FIELD CONTENTS
$ ISOLATE Y INTO BR2
$ (Y) INTO B
$ STORE (Y) INTO MIR
$ ARITHMETIC CC SETTING (ENTER WITH B)
$
$ ISOLATE :A: FIELD
$ SELECT REGISTER STACK TO BE USED
$ ADDR OF GEN REG STACK RETURNED IN MAR2
$
$
$ THIS ROUTINE DECODES THE 02 OPCODE
$
$ CLEARS LOCAL CONC. BITS
$
$
$
$ UNARY FUNCTION DESCRIPTOR
$ M: FIELD SELECTS UNARY INST.
$ ISOLATE :A: FIELD
$
$ R = (R(A)); PAR2 = RA
$ ISOLATE M: FIELD
$
$ TEST FOR NOT IMPLEMENTED BOUNDARY
$
$

```

```

0736 300C 0000 0000 0040
0737 112C 0000 0000 0040
0738 1130 0000 0000 0040
0739 1140 0000 0000 0040
073A 3000 0000 0000 0040
073B 1150 0000 0000 0040
073C 1160 0000 0000 0040
073D 1170 0000 0000 0040
073E 1180 0000 0000 0040

073F 4809 0C41 2B3C 00F0
0740 000C 0000 0000 0020
0741 4809 0812 0000 00F0
0742 60C9 0000 0000 00F0
0743 5C20 0000 0000 0060
0744 4809 0000 0000 00F0
0745 000C 0000 0000 0020
0746 4809 0000 0000 00F0
0747 400B 0000 0000 00F0
0748 56E0 0000 0000 0040
0749 4849 0C5E 8B50 00F0
074A 78C9 0000 0000 00F0
074B 1E70 0000 0000 0060
074C 380B 0000 0000 00F0
074D 2F5C 0000 0000 0060
074E 2000 0000 0000 0060
074F 56E0 0000 0000 0040

0750 4809 0C41 2B3C 00F0
0751 000C 0000 0000 0020
0752 4809 0000 0000 00F0
0753 4819 0012 0000 00F0
0754 56E0 0000 0000 0040
0755 580B 0000 0000 00F0
0756 56E0 0000 0000 0040
0757 4849 0C5E 8B50 00F0
0758 78C9 0000 0000 00F0
0759 1E70 0000 0000 0060
075A 380B 0000 0000 00F0
075B 2F5C 0000 0000 0060
075C 2000 0000 0000 0060
075D 56E0 0000 0000 0040

075E 4809 0C41 2B3C 00F0
075F 0010 0000 0000 0040
0760 4809 2F5C 0000 00F0
0761 5100 0000 0000 0060
0762 2F5C 0000 0000 0060
0763 4809 0000 0000 00F0
0764 4819 0000 0000 00F0

0F020000:
    FAULT - 1 = MPCR
    0F02004 - 1 = MPCR
    0F02005 - 1 = MPCR
    0F02006 - 1 = MPCR
    FAULT - 1 = MPCR
    0F02010 - 1 = MPCR
    0F02011 - 1 = MPCR
    0F02012 - 1 = MPCR
    0F02013 - 1 = MPCR

    B L = A2,B
    COMP 16 = SAR
    A2 EOL B100
    IF TRUE THEN SET LC1
    OVBIT - 1 = CPCR
    STEP
    16 = SAR
    IF NOT MST THEN STEP ELSE SKIP
    OPCODE - 1 = MPCR
    -B R = B, MIRJ SET LC2
    IF ADV THEN SET LC1
    CARRY - 1 = CPCR
    IF LC2 THEN STEP ELSE SKIP
    IF LC2 INDICATES WHETHER RA
    MUST BE UPDATED
    SETCCA - 1 = CPCR
    OPCODE - 1 = MPCR

    B L = A2,B
    COMP 16 = SAR
    IF NOT MST THEN A2 ECL OF SKIP
    OPCODE - 1 = MPCR
    IF TRUE THEN STEP ELSE SKIP
    -B R = B, MIRJ SET LC2
    IF ADV THEN SET LC1
    IF LC2 THEN STEP ELSE SKIP
    IF LC2 THEN SET LC1
    IF LC2 THEN STEP ELSE SKIP
    SETCCA - 1 = CPCR
    OPCODE - 1 = MPCR

    B L = A2
    COMP 16 = SAR, 1 = LIT
    LIT OR BPAR = B
    REGSTACK - 1 = CPCR
    FINPUT - 1 = CPCR
    A2
    IF MST THEN SKIP

    * TYPE RR, MAKE POSITIVE
    * IF (R(A)) < C, (R(A)): -> RA
    * IF (R(A)) > 0, (R(A)) UNCHANGED

    * SHIFT (R(A)) TO UNW OF A2,B
    * TEST FOR MAX NEG. NUMBER

    * SET OR CLEAR OV BIT

    * A2 TO THE ADDER
    IF NOT MST THEN STEP ELSE SKIP
    OPCODE - 1 = MPCR
    -B R = B, MIRJ SET LC2
    IF ADV THEN SET LC1
    CARRY - 1 = CPCR
    IF LC2 INDICATES WHETHER RA
    MUST BE UPDATED
    SETCCA - 1 = CPCR
    OPCODE - 1 = MPCR

    * TYPE RR, MAKE NEGATIVE
    * IF (R(A)) > C, (R(A)): -> RA
    * IF (R(A)) < 0, (R(A)) UNCHANGE
    * (R(A)) INTO UNW OF A2,B

    * A2 TO THE ADDER
    IF NOT MST THEN A2 ECL OF SKIP
    OPCODE - 1 = MPCR
    IF TRUE THEN STEP ELSE SKIP
    -B R = B, MIRJ SET LC2
    IF ADV THEN SET LC1
    IF LC2 THEN STEP ELSE SKIP
    IF LC2 THEN SET LC1
    IF LC2 THEN STEP ELSE SKIP
    SETCCA - 1 = CPCR
    OPCODE - 1 = MPCR

    * ROUND TYPE RR
    * IF (R(A)) > 0, (R(A)): (R(A)+1)15 -> RA
    * IF (R(A)) < C, (R(A)): (R(A)-1)15 -> RA
    * RA MUST BE EVEN
    * E = (R(A))15, MAR2 = NA

    * ROUND TYPE RR
    * IF (R(A)) > 0, (R(A)): (R(A)+1)15 -> RA
    * IF (R(A)) < C, (R(A)): (R(A)-1)15 -> RA
    * RA MUST BE EVEN
    * E = (R(A))15, MAR2 = NA

    * R(A+1)
    * R(A+1) INTO MAR2
    * B = (R(A+1))
    A2
    IF MST THEN SKIP

```

```

0765 1190 0000 0030 0040
0766 4809 0C42 0030 00FC
0767 4809 0C40 8000 00FC
0768 3000 0000 0070 0010
0769 4809 0C41 0030 00FC
076A 1000 0000 0070 0000
076B 4809 0C40 8000 00FC
076C 3000 0000 0070 0010
076D 4849 0C5E 0030 00FC
076E 78C9 0000 0000 00FC
076F 1E70 0000 0030 0060
0770 4F10 0000 0030 0060
0771 11AC 0000 0070 0040
0772 4809 0C41 0030 00FC
0773 3000 0000 0030 0030
0774 4809 0C40 0030 00FC
0775 78C9 0000 0070 00FC
0776 1E70 0000 0030 0060
0777 4F10 0000 0030 0060
0778 4809 0000 0000 20FC
0779 4809 0F40 2070 00FC
077A 4809 0000 0000 00FC
077B 4809 0C40 8030 00FC
077C 0000 0000 0030 0020
077D 2C00 0000 0000 0060
077E 2F50 0000 0030 0060
077F 56E0 0000 0030 0040

```

RPOS - 1 = MPCR

RNEG:

```

NOT B = B
E R = B
15 = SAR
B L = B
COMP 31 = SAR
B R = B
15 = SAR
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
FN002002 - 1 = MPCR

```

RPOS:

```

R L = B
COMP 1 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
FN002002:ASE
BMR = A2
A2 AND B110 = MAR2, RMT
R R = B,MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

OP02004:

```

B L = A2,B
COMP 16 = SAR
A2 EOL B100
IF TRUE THEN SET LC1
OVBIT - 1 = CPCR
16 = SAR
- B R = B,MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

OP02005:

```

0780 4809 0C41 2830 00FC
0781 0000 0000 0030 0020
0782 4809 0812 0000 00FC
0783 60C9 0000 0030 00FC
0784 5020 0000 0000 0060
0785 0000 0000 0030 0020
0786 4809 0C5E 8030 00FC
0787 78C9 0000 0000 00FC
0788 1E70 0000 0030 0060
0789 2000 0000 0000 0060
078A 2F50 0000 0030 0060
078B 56E0 0000 0030 0040
078C 4809 0000 0000 24FC
078D 4809 0F41 0C20 00FC
078E 0000 0000 0030 0030
078F 4809 0C41 2070 00FC
0790 0010 0000 0030 00A0
0791 4809 2F50 0010 00FC
0792 2F30 0000 0070 0060
0793 4809 0C5C 2800 00FC
0794 4809 0812 0030 00FC
0795 68C9 0000 0000 00FC
0796 5020 0000 0000 0060
0797 4809 0C5E 8000 00FC
0798 78C9 0000 0000 00FC
0799 1E70 0000 0030 0060

```

```

ASE
BMR L = BR1
COMP 8 = SAR
R L = A2
COMP 16 = SAR; 1 = LIT
LIT OR BMR = MAP2
EINPUT - 1 = CPCR
A2 OR B = A2, B
A2 EOL B100
IF TRUE THEN SET LC1
OVBIT - 1 = CPCR
- B = B
IF ADV THEN SET LC1
CARRY - 1 = CPCR

```

```

02638000 D
02639000 D
02640000 D
02641000 D
02642000 D
02643000 D
02644000 D
02645000 D
02646000 D
02647000 D
02648000 D
02649000 D
02650000 D
02651000 D
02652000 D
02653000 D
02654000 D
02655000 D
02656000 D
02657000 D
02658000 D
02659000 D
02660000 D
02661000 D
02662000 D
02663000 D
02664000 D
02665000 D
02666000 D
02667000 D
02668000 D
02669000 D
02670000 D
02671000 D
02672000 D
02673000 D
02674000 D
02675000 D
02676000 D
02677000 D
02678000 D
02679000 D
02680000 D
02681000 D
02682000 D
02683000 D
02684000 D
02685000 D
02686000 D
02687000 D
02688000 D
02689000 D
02690000 D
02691000 D
02692000 D
02693000 D
02694000 D
02695000 D
02696000 D
02697000 D

```





```

0706 4809 2001 0830 00F0
0707 4809 0C40 0C30 00F0
0708 78C9 0800 0000 00F0
0709 1E7C 0803 0C30 00F0
070A 4F1C 0803 0C30 00F0
070B 4809 0800 0000 00F0
070C 4809 0C40 0830 00F0
070D 0000 0000 0000 002C
070E 200C 0803 0000 006C
070F 2F5C 0803 0000 006C
0710 66EC 0803 0000 0040

0701 4809 0C41 200C 00F0
0702 0020 0003 000C 0040
0703 4849 2001 0E30 00F0
0704 4809 0C5E 0030 00F0
0705 78C9 0800 0000 00F0
0706 1E7C 0800 0C00 006C
0707 4F1C 0803 0C30 0060
0708 4869 0800 0000 00F0
0709 4809 0C40 0830 00F0
070A 0000 0000 0000 002C
070B 200C 0803 0C30 0060
070C 2F5C 0803 0000 0060
070D 66EC 0803 0000 0040

070E 4809 2C55 0830 00F0
070F 00F0 0003 000C 00E0
0710 51CC 0000 0000 0060
0711 2F3C 0803 0C30 0060
0712 482C 0803 0000 0060
0713 66EC 0803 0000 0040

07E9 570C 6000 0C30 0060
07EA 4820 0800 0C30 006C
07EB 56E0 0803 0C30 004C

07E7 5E9C 0803 0000 0060
07E8 4809 0C40 0040 00F0
07E9 118C 0803 0000 00CC
07EA 4809 0800 0000 00F0
07EB 4824 0803 0000 00F0

07EC 11CC 0800 0000 0040
07ED 3000 0803 0C30 0040
07EE 3C00 0800 0000 0040
07EF 1100 0803 0C30 0040

07F0 4809 2C55 2000 00F0
07F1 00F0 0000 0C30 00E0
07F2 4809 0C40 0030 00F0
07F3 11EC 0803 0C30 00C0

LIT L = B
A2 + B = MIR
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
B R = B:MIR
16 = SAR
SETCCA - 1 = CPCR
EQUIPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P02013:
B L = A2
COMP 16 = SAR; 2 = LIT; (R(A)) IN UHW OF A2
LIT L = B; SET LC2
A2 - B = MIR
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
B R = B:MIR
16 = SAR
SETCCA - 1 = CPCR
EQUIPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P021:
R AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LDBLE - 1 = CPCR
OPCODE - 1 = MPCR

0P023:
R:MFIELD - 1 = CPCR
LDBLE - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE03:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP03F - 1 = AMPCR
STEP
EXEC

0P03F:
OP030 - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP033 - 1 = MPCR

0P030:
B AND LIT = A2
15 = LIT
A2 + AMPCR = AMPCR
OP030H - 1 = AMPCR

02758C00 D
02759C00 D
02760C00 D
02761C00 D
02762C00 D
02763C00 D
02764C00 D
02765C00 D
02766C00 D
02767C00 D
02768C00 D
02769C00 D
02770C00 D
02771C00 D
02772C00 D
02773C00 D
02774C00 D
02775C00 D
02776C00 D
02777C00 D
02778C00 D
02779C00 D
02780C00 D
02781C00 D
02782C00 D
02783C00 D
02784C00 D
02785C00 D
02786C00 D
02787C00 D
02788C00 D
02789C00 D
02790C00 D
02791C00 D
02792C00 D
02793C00 D
02794C00 D
02795C00 D
02796C00 D
02797C00 D
02798C00 D
02799C00 D
02800C00 D
02801C00 D
02802C00 D
02803C00 D
02804C00 D
02805C00 D
02806C00 D
02807C00 D
02808C00 D
02809C00 D
02810C00 D
02811C00 D
02812C00 D
02813C00 D
02814C00 D
02815C00 D
02816C00 D
02817C00 D

```

```

07F4 4809 015E 0000 00F0
07F5 0070 0000 0000 00E0
07F6 7808 0000 0000 00F0
07F7 4E50 0000 0000 0040
07F8 4824 0000 0000 00F0

07F9 11F0 0000 0000 0040
07FA 1200 0000 0000 0040
07FB 1210 0000 0000 0040
07FC 4E50 0000 0000 0040
07FD 1220 0000 0000 0040
07FE 1230 0000 0000 0040
07FF 1240 0000 0000 0040

0800 4809 E0C0 8B30 00F0
0801 90F0 0000 0000 0080
0802 4809 2C56 0000 00F0
0803 51CC 0000 0000 00F0
0804 4809 0000 0000 00F0
0805 0000 0000 0000 0020
0806 4809 0C40 8B30 00F0
0807 2000 0000 0000 0060
0808 2F50 0000 0000 0060
0809 5060 0000 0000 0040

080A 4809 E0C0 9000 00F0
080B 90F0 0000 0000 0080
080C 4809 E156 0000 00F0
080D 51CC 0000 0000 0060
080E 4809 0000 0000 00F0
080F 0000 0000 0000 0020
0810 2000 0000 0000 0060
0811 2F50 0000 0000 0060
0812 56E0 0000 0000 0040

0813 4809 E0C0 9000 00F0
0814 90F0 0000 0000 0080
0815 4809 E156 0000 00F0
0816 51CC 0000 0000 0060
0817 4809 0000 0000 00F0
0818 4809 0C40 8B30 00F0
0819 4809 20C0 0000 00F0
081A 0220 0000 0000 00E0
081B 2F3C 0000 0000 0060
081C 4809 0000 0000 00F0
081D 3000 0000 0000 0020
081E 4809 0C40 8B30 00F0
081F 4809 0000 0000 00F0
0820 2000 0000 0000 0060
0821 2F50 0000 0000 0060
0822 56E0 0000 0000 0040

A2 GEO LIT
7 = LIT
IF TRUE THEN STEP ELSE SKIP
% INSTRUCTION NOT IMPLEMENTED
EXEC

0P0300H:
0P03000 - 1 = MPCR
0P03001 - 1 = MPCR
0P03002 - 1 = MPCR
0P03003 - 1 = MPCR
0P03004 - 1 = MPCR
0P03005 - 1 = MPCR
0P03006 - 1 = MPCR

0P0300C:
A3 R = B
4 = SARY 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
A1 + 1 L = B
COMP 16 = SAR
B R = B*MIR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
STOPTIME - 1 = MPCR

0P0300I:
A3 R = A3
4 = SARY 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
A1 R = B*MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0300J:
A3 R = A3
4 = SARY 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
ASE
BMR = A2
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
B L = B
COMP 16 = SAR
B R = MIR
A2 = MAR2
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0300K:
% EXECUTIVE RETURN (P) + 1 -> RA; HALT
% B = :A: FIELD
% RA = MAR2
% ISOLATE PAR INTO B INCREMENTED BY 1
% (P) + 1 INTO B AND MIR
% SET CONDITION CODE
% (P) + 1 -> RA
% STOP MACHINE EXECUTION
%
% STORE (SR1) INTO RA
%
% RA = MAR2
% (SR1) INTO MIR
% STORE (SR1) INTO RA
%
% STORE (SR2) INTO RA
%
% RA = MAR2
% RA INTO A2
% B = SR2
% ISOLATE UYK2C SR2
% TRANSFER RA INTO MAR2
% (SR2) INTO RA
%
% LOAD P; (RCA) INTO P

```

```

0823 4809 E000 9000 00F0
0824 80F0 00C0 00C0 0080
0825 4809 E156 0830 00F0
0826 51C0 00C0 00C0 0060
0827 2F30 00C0 00C0 0060
0828 4809 A000 C030 00C0
0829 00C0 00C0 00C0 0020
082A 4809 A0C1 4000 00F0
082B 4809 AC5C 4030 00F0
082C 56E0 00C0 00C0 C040

0820 4809 E000 9000 00F0
082E 80F0 00C0 00C0 0080
082F 4809 E156 0830 00F0
0830 51C0 00C0 00C0 C060
0831 2F30 00C0 00C0 0060
0832 4809 0C41 0030 00C0
0833 3000 00C0 00C0 0020
0834 4809 2001 2030 00F0
0835 307C 00C0 00C0 0080
0836 4809 2001 00C0 00F0
0837 0700 00C0 00C0 00A0
0838 4809 CC5C 0830 00F0
0839 1809 0C42 2000 00F0
083A 1809 CC56 0030 00C0
083B 1809 CFC2 0030 00F0
083C 1809 AC56 2030 00F0
083D 1809 CC5C 0830 00F0
083E 1809 AC5C 4030 00F0
083F 00C0 00C0 00C0 C020
0840 4809 A0C0 C030 00F0
0841 4809 AC5C 4030 00F0
0842 66EC 00C0 00C0 C040

0843 4809 E000 9000 00F0
0844 80F0 00C0 00C0 0080
0845 4809 E156 0830 00F0
0846 51C0 00C0 00C0 0060
0847 2F30 00C0 00C0 0060
0848 4809 0C40 2030 00F0
0849 4809 2003 0C1C 00F0
084A 0220 00C0 00C0 00E0
084B 2F30 00C0 00C0 0060
084C 4809 0C40 8030 00F0
084D 00C0 00C0 00C0 0020
084E 4809 0C41 0030 00F0
084F 4809 CC5C 0830 00F0
0850 2F50 00C0 00C0 C060
0851 56E0 00C0 00C0 0040

0852 5330 00C0 0030 0060
0853 4809 0C41 0830 00F0
0854 00F0 00C0 00C0 C0A0
0855 4809 EC5C 1000 00F0

A3 R = A3
4 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A1 R = A1
16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

0P03005:
A3 R = A3
4 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R L = MIR
COMP 16 = SAR
LIT L = A2
7 = LIT; COMP 29 = SAR
LIT L = B
112 = LIT; COMP 16 = SAR
A2 OR B = B
M0T B = A2; BMI
A2 AND B = M1R
M0T A2 = B
A1 AND B = A2; BMI
A2 OR B = B
A1 L = A1
COMP 16 = SAR
A1 R = A1
A1 OR B = A1
OPCODE - 1 = MPCR

0P03006:
A3 R = A3
4 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
B R = B
16 = SAR
B L = B
A2 OR B = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P033:
IFETCH - 1 = CPCR
B L = B
COMP 16 = SAR; 15 = LIT
A3 OR B = A3

02878000 D
02879000 D
02880000 D
02881000 D
02882000 D
02883000 D
02884000 D
02885000 D
02886000 D
02887000 D
02888000 D
02889000 D
02890000 D
02891000 D
02892000 D
02893000 D
02894000 D
02895000 D
02896000 D
02897000 D
02898000 D
02899000 D
02900000 D
02901000 D
02902000 D
02903000 D
02904000 D
02905000 D
02906000 D
02907000 D
02908000 D
02909000 D
02910000 D
02911000 D
02912000 D
02913000 D
02914000 D
02915000 D
02916000 D
02917000 D
02918000 D
02919000 D
02920000 D
02921000 D
02922000 D
02923000 D
02924000 D
02925000 D
02926000 D
02927000 D
02928000 D
02929000 D
02930000 D
02931000 D
02932000 D
02933000 D
02934000 D
02935000 D
02936000 D
02937000 D

```

```

0856 4809 E156 2000 00F0
0857 4809 E0C3 8000 00F0
0858 5000 00C0 00C0 0000
0859 4809 2C56 00C0 00F0
085A 4809 C05E 00C0 00F0
085B 0100 00C3 00C0 00C0
085C 7000 0000 00C0 00F0
085D 4809 C140 20C0 00F0
085E 4809 C05E 20C0 00F0
085F 4809 C012 00C0 00F0
0860 5819 00C3 00C0 00F0
0861 4809 C0C0 20C0 00F0
0862 51CC 00C0 00C0 00F0
0863 4809 0F41 00C0 00F0
0864 0000 00C3 00C0 00C0
0865 4809 E0C3 90C0 00F0
0866 4809 E0C3 90C0 00F0
0867 60E0 00C3 00C0 00F0
0868 4809 0C43 00C0 00F0
0869 4809 00C3 00C0 00F0
086A 4809 0F43 80C0 00F0
086B 0000 00C0 00C0 0010
086C 2F50 00C3 00C0 00F0
086D 4809 0C46 00C0 00F0
086E 51CC 00C0 00C0 00F0
086F 4809 0F41 00C0 00F0
0870 0000 00C0 00C0 00F0
0871 4809 E0C3 10C0 00F0
0872 4809 E0C1 0010 00F0
0873 4809 C0DE 20C0 00F0
0874 4809 C012 00C0 00F0
0875 5819 00C3 00C0 00F0
0876 56E0 00C0 00C0 0040
0877 56EC 00C3 00C0 0040

0878 5F90 0000 00C0 0060
0879 4809 C640 00C0 00F0
087A 1250 00C3 00C0 00C0
087B 48C9 C0C3 00C0 00F0
087C 4824 00C3 00C0 00F0

087D 1260 00C3 00C0 0040
087E 3C00 00C0 00C0 0040
087F 3000 00C0 00C0 0040
0880 1270 00C3 00C0 0040

0881 4809 2C56 20C0 00F0
0882 00C0 0000 0000 00E0
0883 48C9 C15E 00C0 00F0
0884 0C4C 00C0 00C0 00E0
0885 780B 00C0 00C0 00F0
0886 3000 00C3 00C0 0040
0887 4809 C640 00C0 00F0
0888 128C 00C0 00C0 00C0
0889 4809 00C3 00C0 00F0
088A 4824 C0C0 00C0 00F0

A3 AND LIT = A2
A3 R = B
4 = SAR
LIT AND B = B
A2 LSS B
15 = LIT
IF TRUE THEN STEP ELSE SKIP
A2 + LIT = A2
A2 - B = A2
A2 EOL 0
IF TRUE THEN SKIP
A2 + 1 = A2 ASE
REGSTACK - 1 = CPCR
BMAR L = B*1,CSAR
COMP B = SAR
A3 R = A3,DR2
A3 R = A3
FMULIN - 1 = CPCR
B = MIR
ASR
BMAR R = B,MAR2
B = SAR
EQUIPUT - 1 = CPCR
B + 1 = B
REGSTACK - 1 = CPCR
BMAR L = B*1
COMP B = SAR
A3 + 1 = A3
A3 L = BR2
A2 - 1 = A2
A2 EOL 0
IF TRUE THEN SKIP
LDMUL - 1 = MPCR
OPCODE - 1 = MPCR

OPCODE04:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP04F - 1 = AMPCR
STEP
EXEC

OP04F:
OP040 - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP043 - 1 = MPCR

OP040:
LIT AND B = A2
15 = LIT
A2 GEO LIT
4 = LIT
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
A2 + AMPCR = AMPCR
OP04M - 1 = AMPCR
STEP
EXEC

A3 AND LIT = A2
A2 = IM1 FIELD
R = A3 FIELD
IF M < A THEN ADR 16
16 = LIT
IF TRUE THEN STEP ELSE SKIP
SUBTRACT M FROM A
IF M = A THEN COUNTER = C
COMPUTE M - A + 1
R HAS RA1 MAR2 = RA
SAVE RA IN BR1
STORE Y IN PR2
STORE Y IN A3, RIGHT JUSTIFIED
LOOP RETURN/ B = (Y)
MIR = (Y)
RA INTO B FROM BR1
(Y) INTO RA
INCREMENT RA
COMPUTE NEXT RA INTO MAR2
RA + 1 = BR1
BR2 + 1 = BR2, INCREMENT Y
DECREMENT COUNTER
THIS ROUTINE ANALYZES THE 04 OPCODE
:F1 FIELD IN A2
THIS ROUTINE ISOLATES THE :M: FIELD

```



```

0888 129C 0C00 0C70 0040
0889 12A0 00C3 0000 C040
0890 12B0 00C0 0000 004C
088E 12CC 0003 0C70 C040

0P04M: 0PC400 - 1 = MPCR
0P04C1 - 1 = MPCR
0P04C2 - 1 = MPCR
0P0403 - 1 = MPCR

0P0400:
% SQUARE ROOT
% SQR((R(A)+R(A+1))) = R(A+1); REM=R(A)
% THIS ROUTINE CALCULATES THE SQUARE ROOT OF A NUMBER PASSED VIA THE B REGISTER.
% OF A NUMBER PASSED VIA THE B REGISTER.
% THE SQUARE ROOT IS RETURNED IN A3,
% REMAINDER IN A2.
% SET OV AND CC BITS

B R = B
15 = LIT; 4 = SAR
LIT AND B = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
BMR + 1 L = BR1
COMP 8 = SAR
BMR + 1 = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
A2 OR B = B
B = MIR, LCTR
39 = SAR; 15 = LIT
C = BR2
C = A2; MAR2
EMIF IF LCI
B R = A3; INC
30 = SAR
A3 OR BMR = A3
B L = MIR
COMP 2 = SAR
IF GOV THEN SET LC2; STEP ELSE SKIP
SEND - 1 = MPCR
COMP 1 = SAR
A3 EOL 0
IF TRUE THEN A2 L = A2; STEP ELSE SKIP
PAIR - 1 = MPCR
A2 L = B
COMP 1 = SAR
B + 1 = B
A3 - B L = MAR2
COMP 2 = SAR
IF MET THEN A3 L = MAR2; SET LC1; SKIP
A2 OR 1 = A2
A2 L = A2
COMP 1 = SAR
IF NOT LC2 THEN STEP ELSE SKIP
PAIR - 1 = MPCR
IF LC1 THEN A3 = B; SKIP % RESTORE REMAINDER INTO B
BMR R = B
2 = SAR
A2 R = A3
1 = SAR
B = A2
A3 = MIR; B
SETCCA - 1 = CPCR

PAIR:
% FETCH NEXT MS PAIR OF DIGITS
% A3 = PREV. REM/NEXT PAIR OF DIGITS
% TEMP STORAGE
% SHIFT NEXT PAIR OF DIGITS INTO MS BITS
% FINISHED
% CHECK FOR 00 PAIR OF DIGITS
% STEP ELSE SKIP
% EXAMINE NEXT PAIR OF DIGITS
% PARTIAL SORT EFFECTIVELY MULTI BY 4
% POTENTIAL REMAINDER
% BUILD PARTIAL SORT
% PREPARE FOR NEXT DIGIT
% RESTORE REMAINDER INTO B
% REQUIRED TO BALANCE LAST UNUSED L SHIFT
% REMAINDER INTO A2
% SET THE CONDITION BITS

```

```

08BF 4809 0C40 0000 20FC
08C0 4809 0F43 001C 00FC
08C1 0000 0000 0000 0010
08C2 2F50 0000 0000 0060
08C3 4809 0F40 1030 00F0
08C4 4809 E0DE 001C 00F0
08C5 4809 C000 0030 00F0
08C6 2F50 0000 0000 0060
08C7 5050 0000 0000 0060
08C8 66E0 0000 0000 004C

```

```

08C9 4809 0C40 0000 20FC
08CA 80FC 0000 0000 0080
08CB 4809 2C56 0000 00F0
08CC 51C0 0000 0000 0060
08CD 2F3C 0000 0000 0060
08CE 4809 0C40 1000 00F0
08CF 4809 0000 2000 00F0
08D0 00E0 0000 0000 00E0
08D1 4812 0000 0001 00F0
08D2 4809 E0C0 0000 00F0
08D3 5C19 C0DC 2000 00F0
08D4 4809 C0CE 2000 00F0
08D5 4809 E000 9000 40F0
08D6 1C00 0000 0000 0000
08D7 9429 C001 2002 00F0
08D8 4809 C000 0000 00E0
08D9 2000 0000 0000 0060
08DA 2F50 0000 0000 0060
08DB 66E0 0000 0000 004C

```

```

08DC 4809 0C40 0000 20FC
08DD 80FC 0000 0000 0080
08DE 4809 2C56 0000 00F0
08DF 51C0 0000 0000 0060
08E0 2F3C 0000 0000 0060
08E1 4809 C0C0 2000 00F0
08E2 00E0 0000 0000 00E0
08E3 4812 0000 0001 00F0
08E4 4809 0C40 0000 20FC
08E5 5C19 C0DC 2000 00F0
08E6 4809 0C40 0000 20FC
08E7 100C 0000 0000 0000
08E8 9429 0000 0000 0000
08E9 4809 C000 0000 0000
08EA 51C0 0000 0000 0060
08EB 2F3C 0000 0000 0060
08EC 66E0 0000 0000 004C

```

```

08ED 4809 0C40 0000 20FC
08EE 80FC 0000 0000 0080
08EF 4809 2C56 0000 00F0
08F0 51C0 0000 0000 0060
08F1 2F3C 0000 0000 0060

```

```

ASR
DMAR R = MAR2
R = SAR
EINPUT - 1 = CPCR
DMAR = A3
A3 - 1 = MAR2
A2 = MIR
EINPUT - 1 = CPCR
CLEAROV - 1 = CPCR
OPCODE - 1 = MPCR

0P0401:
R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A3
0 = A2
14 = LIT
LCIR, SAVE
A3
IF LST THEN A2 OR 1 = A2, SKIP % WRITE 1 INTO LSB OF A2
A2 AND B110 = A2
A3 R = A3, CSAR
1 = SAR
IF NOT COV THEN A2 L = A2, INCI, JUMP
A2 = B, MIR
SETCCA - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0402:
R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
14 = LIT
LCIR, SAVE
B
IF LST THEN A2 + 1 = A2, MIR % INCREMENT COUNTER
1 = SAR
BMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0403:
R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

% REF ER1
% (RA+1)
% SORT INTO R(A+1)
% R(A)
% REMAINDER INTO R(A)
%
% RVRA, REVERSE REGISTER, (REVERSE RA)
% 1A, FIELD LS BITS OF B
% R = 1A: FIELD
% RA = MAR2
% B = (R(A))
% ZERO A2
% EXECUTE LOOP 16 TIMES
%
% CNT, COUNT ONES, COUNT -> RA + 1
% A: FIELD LS BITS OF B
% RA=MAR2
% R = (R(A))
% ZERO COUNT REGISTER
% EXECUTE LOOP 16 TIMES
%
% SHIFT R, RIGHT
% R(A+1)
% R(A+1) INTO MAR2
% STORE COUNT IN MIR INTO RA + 1
%
% SFR, SCALE FACTOR, (RA,RA+1) SHIFTED
% LEFT UNTIL (FCA)15 NEO (R(A))14
% SHIFT COUNT -> RA+2
%
% A: FIELD INTO B
% RA = MAR2
% B = (R(A))

```

```

03058C00 D
03059000 D
03060000 D
03061000 D
03062000 D
03063000 D
03064000 D
03065000 D
03066000 D
03067000 D
03068000 D
03069000 D
03070000 D
03071000 D
03072000 D
03073000 D
03074000 D
03075000 D
03076000 D
03077000 D
03078000 D
03079000 D
03080000 D
03081000 D
03082000 D
03083000 D
03084000 D
03085000 D
03086000 D
03087000 D
03088000 D
03089000 D
03090000 D
03091000 D
03092000 D
03093000 D
03094000 D
03095000 D
03096000 D
03097000 D
03098000 D
03099000 D
03100000 D
03101000 D
03102000 D
03103000 D
03104000 D
03105000 D
03106000 D
03107000 D
03108000 D
03109000 D
03110000 D
03111000 D
03112000 D
03113000 D
03114000 D
03115000 D
03116000 D
03117000 D

```

```

08F2 4809 0C41 2C00 24F0
08F3 0000 0000 0000 0020
08F4 4809 0F41 0C20 00C0
08F5 0000 0000 0000 0030
08F6 4809 0F46 0C00 00F0
08F7 5100 0000 0000 0060
08F8 2F30 0000 0000 0060
08F9 4809 20C0 0030 00C0
08FA 01F0 0000 0000 00E0
08FB 4809 0C5C 2030 24F0
08FC 4809 00C0 0000 00F0
08FD 6419 0C12 0C30 00F0
08FE 12E0 00C0 0000 0040
08FF 680B 0000 0C30 00F0
0900 12F0 0000 0030 004C
0901 4809 18C1 8830 00FC
0902 11E0 0000 0000 0080
0903 4809 00C0 0030 00FC
0904 4812 0000 0031 00F0
0905 4809 0C56 9030 00FC
0906 403C 0000 0030 0080
0907 4809 0912 0030 00FC
0908 6419 1152 0C30 00F0
0909 130C 00C0 0030 0040
090A 6819 0000 0030 00FC
090B 1310 00C0 0030 0040
090C 4809 00C1 2030 00F0
090D 800C 0000 0000 0030
090E 4809 0F45 0C30 00FC
090F 8429 0000 0030 00F0
0910 4809 00C0 0030 20F0
0911 4809 0F40 9030 00F0
0912 0C20 0000 0030 0090
0913 4809 1140 0000 00F0
0914 5100 0000 0030 0060
0915 2F50 0000 0030 0060
0916 66E0 00C0 0030 0040

0917 4849 0000 0C30 00F0
0918 5700 0000 0C30 0060
0919 4809 0C41 0010 00F0
091A 0000 00C0 0000 0030
091B 50E0 0000 0030 0060
091C 0FFC 0000 0000 0090
091D 3C19 2C56 0030 00FC
091E 4809 0C40 8030 00F0
091F 1C00 0000 0000 0060
0920 5100 0000 0C30 0060
0921 4809 00C0 0030 00F0
0922 2F50 0000 0000 0060
0923 2000 0000 0000 00C0
0924 580B 0000 0C30 00F0
0925 66E0 0000 0C30 0040
0926 4809 00C0 0030 00F0
0927 5100 0000 0000 0060
0928 2F30 0000 0000 0060
0929 4809 0C46 0030 00FC
092A 2F50 0000 0C30 0060
092B 66E0 00C0 0030 0040

B L = A2; ASE
COMP 16 = SAR
BMR L = BR1
COMP 8 = SAR
BMR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LIT = MIR
31 = LIT
A2 OR B = A2; ASE
A2
IF NOT ABT THEN A2 EOL 0; SKIP
SFTSTP - 1 = MPCR; STOP COUNT; COUNT = 31
IF TRUE THEN STEP ELSE SKIP
SFTSTP - 1 = MPCR; STOP COUNT; COUNT = 31
B101 C = B
1 = SAR; 30 = LIT
0 = MAR2; MIR
LCR; SAVE
A2 AND B R = A3
30 = SAR; 3 = LIT
A3 EOL 0
IF FALSE THEN A3 EOL LIT; SKIP; TEST IF BOTH BITS EOL 1
SFTCNT - 1 = MPCR; SHIFT COUNT INCREMENTED
IF TRUE THEN SKIP
SFTSTP - 1 = MPCR; STOP COUNT; MIR AND B HAVE COUNT
A2 L = A2
COMP 1 = SAR
BMR + 1 = MAR2; MIR
IF NOT COV THEN INC; JUMP
SFTSTP:
ASR
BMR R = A3
B = SAR; 2 = LIT
A3 + LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

SET LC2
RWMFIELD - 1 = CPCR
B L = BR2
COMP 8 = SAR
EMLIN - 1 = CPCR
B = SAR; 255 = LIT
IF LC2 THEN LIT AND B = MIR; SKIP; LS BYTE OF Y
B R = MIR
AEOM - 1 = CPCR
REGSTACK - 1 = CPCR
BHI
EINPUT - 1 = CPCR
SECCA - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP; LC2 SET BY AEOM ROUTINE
OPCODE - 1 = MPCR
A2 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B + 1 = MIR
EINPUT - 1 = CPCR
OPCODE - 1 = CPCR

% STORE RA INTO BR1
% R(A+1)
% R(A+1) INTO MAR2
% R = (R(A+1))
% A2 = (RA,RA+1)
% TEST IF BOTH BITS EOL 0
% TEST IF BOTH BITS EOL 1
% SHIFT COUNT INCREMENTED
% STOP COUNT; MIR AND B HAVE COUNT
% SHIFT (RA,RA+1) LEFT ONE POSITION
% BR1 INTO A3= RA
% B = R(A+2)
% COUNT INTO RA+2
% BLK; BYTE LOAD AND INDEX BY 1
% SET BYTE FLAG
% R = Y; LC2 INDICATES BYTE
% B = (Y)
% MS BYTE OF Y
% TEST IF A EQUAL M; B="A", A2="H"
% BYTE LOAD INTO RA
% RM = MAR2
% R = (R(H))
% MIR = (R(M)) + 1

```

```

0920 5F90 00C0 00D0 0060
0920 4809 C640 0040 C0FC
092E 132C 00C0 00C0 00C0
092F 4809 00C0 00D0 00C0
0930 4824 00C0 00D0 C0FC

0931 133C 00C0 00D0 0040
0932 1340 00C0 00D0 C040
0933 3000 00C0 00C0 C040
0934 135C 00C0 00D0 C040

0935 4809 0C40 88C0 00D0
0936 80F0 00C0 00D0 0080
0937 4809 2C56 08D0 00F0
0938 51C0 00C0 00D0 0060
0939 2F30 00C0 00D0 0060
093A 4809 0C40 2C00 00F0
093B 4809 E156 08D0 00F0
093C 00F0 00C0 00D0 00E0
093D 4809 0C5E 00D0 80F0
093E 4809 00C1 08D0 00F0
093F 4809 C05C 08D0 00F0
0940 2F50 00C0 00D0 0060
0941 20D0 00C0 00D0 0060
0942 56E0 00C0 00D0 0040

0943 4809 2C56 08D0 00F0
0944 00F0 00C0 00D0 00C0
0945 51C0 00C0 00D0 0060
0946 2F30 00C0 00D0 0060

0947 4805 0C41 0C10 00F0
0948 00C0 00C0 00D0 00C0
0949 60E0 00C0 00D0 0060
094A 4809 0C40 00D0 00F0
094B 1C80 00C0 00D0 00C0
094C 51C0 00C0 00D0 0060
094D 2F50 00C0 00D0 0060
094E 4809 00C0 00D0 00F0
094F 20D0 00C0 00D0 0060
0950 3808 00D0 00D0 00C0
0951 56E0 00C0 00D0 0040
0952 4809 00C0 08D0 00F0
0953 51C0 00C0 00D0 0060
0954 2F30 00C0 00D0 0060
0955 4809 0C45 00D0 00F0
0956 2F50 00C0 00D0 0060
0957 56E0 00C0 00D0 0040

0958 5700 00D0 00D0 0060
0959 946C 00D0 00D0 0040

OPCODE05:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP05F - 1 = AMPCR
STEP
EXEC

OP05F:
OP050 - 1 = MPCR
OP051 - 1 = MPCR
FAULT - 1 = MPCR
OP053 - 1 = MPCR

OP050:
B R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R = A2
A1 AND LIT = B
15 = LIT
-B = SAR
0001 L = B
A2 OR B = MIR; B
A2 OR B - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP051:
LIT AND B = B
15 = LIT
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR

LOINX1:
B L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
B = MIR
A0M - 1 = CPCR
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
RMI
SETCCA - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
A2 = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
P + 1 = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP053:
RXNFIELD - 1 = CPCR
LOINX1 - 1 = MPCR

```

```

*
*
* THIS ROUTINE ANALYZES THE 05 OPCODE
*
*
* SBR; SET BIT 1 -> (R(A))
*
* B = :A: FIELD
*
* MAR2 = RA
* B = (R(A))
*
* B = :M: FIELD
*
* VARIABLE SHIFT AMOUNT FOR LEFT SHIFT
*
* SET 1 INTO (R(A))M AND STORE INTO MIR
*
* MODIFIED (R(A)) -> RA
*
*
* LX1; LOAD AND INDEX BY 1;
* TYPE RI(2)
*
* B = :M: FIELD
*
* MAR2 = RM
*
* (R(M)) = YM = P
*
*
* B = (YM) OR (Y)
*
* MIR = (YM) OR (Y)
*
* IS A EQUAL M; B="A", A2 = "M"
*
* RA = MAR2
*
* (Y) OR (YM) -> RA
*
* (Y) OR (YM) -> P
*
* IF LC2 SET IN A0M
*
*
* B = (R(M))
*
* MIR = (R(M)) + 1
*
*
* LX1; LOAD AND INDEX BY 1
* TYPE RX
*
* B = Y
*
* LOAD AND INDEX BY 1
*

```

```

03178000 0
03179000 0
03180000 0
03181000 0
03182000 0
03183000 0
03184000 0
03185000 0
03186000 0
03187000 0
03188000 0
03189000 0
03190000 0
03191000 0
03192000 0
03193000 0
03194000 0
03195000 0
03196000 0
03197000 0
03198000 0
03199000 0
03200000 0
03201000 0
03202000 0
03203000 0
03204000 0
03205000 0
03206000 0
03207000 0
03208000 0
03209000 0
03210000 0
03211000 0
03212000 0
03213000 0
03214000 0
03215000 0
03216000 0
03217000 0
03218000 0
03219000 0
03220000 0
03221000 0
03222000 0
03223000 0
03224000 0
03225000 0
03226000 0
03227000 0
03228000 0
03229000 0
03230000 0
03231000 0
03232000 0
03233000 0
03234000 0
03235000 0
03236000 0
03237000 0

```



```

095A 5F90 00C3 0070 0060 03238100 0
095B 4809 C643 0040 C0F0 03239000 0
095C 1350 00C3 0070 00C0 03240000 0
095D 4809 0000 0000 00F0 03241000 0
095E 4824 00C3 0070 00F0 03242000 0
095F 1370 C0C0 0000 C040 03243000 0
0960 1380 C0C0 0000 C040 03244000 0
0961 30C0 0000 0070 C040 03245000 0
0962 1390 00C0 0070 C040 03246000 0
0963 4809 0C40 8870 00F0 03247000 0
0964 80F0 00C3 0C70 C080 03248000 0
0965 4809 2056 C800 00F0 03249000 0
0966 51C0 00C3 0070 C060 03250000 0
0967 2F30 C0C0 0000 0060 03251000 0
0968 4809 C040 2000 C0F0 03252000 0
0969 4809 E156 0E70 00F0 03253000 0
096A 00F0 0000 0070 00E0 03254000 0
096B 4809 2C5E 0C30 80F0 03255000 0
096C 02C0 00C3 0070 00E0 03256000 0
096D 4809 C070 8E00 00F0 03257000 0
096E 4809 C056 0830 C0F0 03258000 0
096F 2F50 00C3 0070 C060 03259000 0
0970 66EC C0C0 C000 C040 03260000 0
0971 4809 2C56 0830 00F0 03261000 0
0972 00F0 0000 0000 00E0 03262000 0
0973 51C0 0000 0000 00E0 03263000 0
0974 2F30 0000 0070 0060 03264000 0
0975 4820 00C3 0070 0060 03265000 0
0976 1C80 00C3 0070 0060 03266000 0
0977 48C9 C000 0070 C0FC 03267000 0
0978 3806 00C3 0000 00F0 03268000 0
0979 66E0 00C3 0030 C040 03269000 0
097A 51C0 00C3 0070 C060 03270000 0
097B 2F30 0000 0000 0060 03271000 0
097C 4809 2540 C030 C0F0 03272000 0
097D 0C20 C0C3 0000 00C0 03273000 0
097E 2F50 00C3 0000 0060 03274000 0
097F 66E0 C0C0 C000 C060 03275000 0
0980 57C0 0000 0000 C060 03276000 0
0981 4820 00C3 0070 C060 03277000 0
0982 7750 00C0 0070 C040 03278000 0
0983 5F90 00C3 0070 C060 03279000 0
0984 4809 C640 0030 00F0 03280000 0
0985 13AC 00C3 0070 00C0 03281000 0
0986 48C9 0000 0030 C0F0 03282000 0
0987 4824 00C3 0070 00F0 03283000 0
0988 57C0 0000 0000 C060 03284000 0
0989 4809 C640 0030 00F0 03285000 0
0990 13AC 00C3 0070 00C0 03286000 0
0991 48C9 0000 0030 C0F0 03287000 0
0992 4824 00C3 0070 00F0 03288000 0
0993 57C0 0000 0000 C060 03289000 0
0994 4809 C640 0030 00F0 03290000 0
0995 13AC 00C3 0070 00C0 03291000 0
0996 48C9 0000 0030 C0F0 03292000 0
0997 4824 00C3 0070 00F0 03293000 0
0998 57C0 0000 0000 C060 03294000 0
0999 4809 C640 0030 00F0 03295000 0
1000 13AC 00C3 0070 00C0 03296000 0
1001 48C9 0000 0030 C0F0 03297000 0
1002 4824 00C3 0070 00F0 03298000 0
1003 57C0 0000 0000 C060 03299000 0
1004 4809 C640 0030 00F0 03300000 0
1005 13AC 00C3 0070 00C0 03301000 0
1006 48C9 0000 0030 C0F0 03302000 0
1007 4824 00C3 0070 00F0 03303000 0
1008 57C0 0000 0000 C060 03304000 0
1009 4809 C640 0030 00F0 03305000 0
1010 13AC 00C3 0070 00C0 03306000 0
1011 48C9 0000 0030 C0F0 03307000 0
1012 4824 00C3 0070 00F0 03308000 0
1013 57C0 0000 0000 C060 03309000 0
1014 4809 C640 0030 00F0 03310000 0
1015 13AC 00C3 0070 00C0 03311000 0
1016 48C9 0000 0030 C0F0 03312000 0
1017 4824 00C3 0070 00F0 03313000 0
1018 57C0 0000 0000 C060 03314000 0
1019 4809 C640 0030 00F0 03315000 0
1020 13AC 00C3 0070 00C0 03316000 0
1021 48C9 0000 0030 C0F0 03317000 0
1022 4824 00C3 0070 00F0 03318000 0
1023 57C0 0000 0000 C060 03319000 0
1024 4809 C640 0030 00F0 03320000 0
1025 13AC 00C3 0070 00C0 03321000 0
1026 48C9 0000 0030 C0F0 03322000 0
1027 4824 00C3 0070 00F0 03323000 0
1028 57C0 0000 0000 C060 03324000 0
1029 4809 C640 0030 00F0 03325000 0
1030 13AC 00C3 0070 00C0 03326000 0
1031 48C9 0000 0030 C0F0 03327000 0
1032 4824 00C3 0070 00F0 03328000 0
1033 57C0 0000 0000 C060 03329000 0
1034 4809 C640 0030 00F0 03330000 0
1035 13AC 00C3 0070 00C0 03331000 0
1036 48C9 0000 0030 C0F0 03332000 0
1037 4824 00C3 0070 00F0 03333000 0
1038 57C0 0000 0000 C060 03334000 0
1039 4809 C640 0030 00F0 03335000 0
1040 13AC 00C3 0070 00C0 03336000 0
1041 48C9 0000 0030 C0F0 03337000 0
1042 4824 00C3 0070 00F0 03338000 0
1043 57C0 0000 0000 C060 03339000 0
1044 4809 C640 0030 00F0 03340000 0
1045 13AC 00C3 0070 00C0 03341000 0
1046 48C9 0000 0030 C0F0 03342000 0
1047 4824 00C3 0070 00F0 03343000 0
1048 57C0 0000 0000 C060 03344000 0
1049 4809 C640 0030 00F0 03345000 0
1050 13AC 00C3 0070 00C0 03346000 0
1051 48C9 0000 0030 C0F0 03347000 0
1052 4824 00C3 0070 00F0 03348000 0
1053 57C0 0000 0000 C060 03349000 0
1054 4809 C640 0030 00F0 03350000 0
1055 13AC 00C3 0070 00C0 03351000 0
1056 48C9 0000 0030 C0F0 03352000 0
1057 4824 00C3 0070 00F0 03353000 0
1058 57C0 0000
```

176

[illegible]

```

0018 433C 0000 0000 0060
0019 4809 0C43 0030 00F0
0020 4809 1156 0B30 00F0
0021 00F0 0000 0000 00E0
0022 4809 0C52 0C30 00F0
0023 6C19 0003 0B30 00F0
0024 218C 0000 0000 006C
0025 4809 0C40 200C 00F0
0026 4809 0C40 0C30 00F0
0027 4809 0C40 0B0C 00F0
0028 228C 0C30 000C 006C
0029 4809 0C40 1030 00F0
0030 4809 0C40 0030 80F0
0031 4809 0C40 8B3C 00F0
0032 2F5C 0000 0C3C 006C
0033 200C 0000 003C 006C
0034 56E0 0000 000C 004C

00F9 4849 00C0 0C3C 00F0
00FA 570C 00C0 0C3C 006C
00FB 4809 0C41 0030 00F0
00FC 000C 0000 0C3C 003C
00FD 4809 0F40 0030 00F0
00FE 50EC 0C3C 000C 006C
00FF 4809 0C40 0C3C 00F0
0100 4809 0C40 0C3C 00F0
0101 228C 0000 0030 006C
0102 4809 2C57 100C 00F0
0103 00FC 0000 000C 003C
0104 380B 00C0 0C3C 00F0
0105 143C 0000 0C3C 004C
0106 4809 0C41 0030 40F0
0107 0C00 0000 0C3C 0010
0108 4809 0C40 8B0C 00F0
0109 4809 0000 9030 40F0
010A 0000 0C3C 0000 001C
010B 4809 0C41 1030 00F0
010C 4809 0C5C 0C3C 00F0
010D 144C 0000 0C3C 004C

040E 4809 0C40 8B0C 40F0
040F 000C 0C3C 0030 001C
0410 4809 0C41 0B30 40F0
0411 4809 0000 9030 00F0
0412 4809 0C5C 0C3C 00F0
0413 4809 0000 0030 20F0
0414 4809 0F40 0030 00F0
0415 61EC 0000 000C 006C
0416 56E0 0000 003C 004C

0A17 5F90 0000 003C 006C
0A18 4809 0C40 0030 00F0
0A19 145C 0000 003C 00C0

IFETCH - 1 = CPCR
R = MIR
A3 AND LIT = R
15 = LIT
C EOL B
IF TRUE THEN 0 = B1 SKIP
CONTENTS - 1 = CPCR
B = A2, B1
A2 + B = MIR
A3 = B
CONTENTS - 1 = CPCR
R = A3, B1
B = SAR
A3 R = MIR, B
EOLUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP103:
SET LC2
RXFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EMAR = BR1
EMULIN - 1 = CPCR
B = MIR
A3 = B
CONTENTS - 1 = CPCR
LIT AND B L = A3, B1
255 = LIT, COMP B = SAR
IF LC2 THEN STEP ELSE SKIP
LS103 - 1 = MPCR
B L = B, CSAR
COMP 24 = SAR
B R = B
A3 R = A3, CSAR
B = SAR
A3 L = A3
A3 OR B = MIR
CMT103 - 1 = MPCR
LS103:
B R = B, CSAR
R L = B, CSAR
A3 R = A3
A3 OR B = MIR
CMT103:
ASR
EMAR = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE11:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OPIIF - 1 = AMPCR

% SHIFT (R(A)) RIGHT Y BITS 0-5 PLACES
% ZERO FILL AND SET CC
% Y INTO B
% ISOLATE "M" FIELD
% TRANSFER (R(M)) INTO A2
% Y INTO MIR
% INSTRUCTION INTO B
% (R(A)) INTO B
% (R(A)) INTO A3
% (Y0-5) INTO SAR
% PERFORM SHIFT
% SET APPROPRIATE CONDITION BITS
%
% RX TYPE BYTE STORE
% (R(A)) BITS 0-7 INTO Y BYTE
% LC2 USED AS BYTE OPERATION FLAG
% Y ADDR INTO P
% Y INTO BF2
% STORE Y
% (Y) INTO B
% (Y) INTO MIR
% RESTORE INSTRUCTION INTO B
% (R(A)) INTO B
% (R(A)) BITS (0-7) INTO 2ND LSB OF A3
% IF LC2 SET, PUT BYTE INTO
% LS BYTE OF Y
% CLEAR THE MS BYTE OF B
% PUT (R(A)) -BITS 0-7 INTO 2ND LS BYTE
% IN A3
% MIR CONTAINS NEW (Y)
% USED AS A "GO TO"
% (R(A)) BITS 7-7 INTO LS BYTE OF A3
% CLEAR LS BYTE OF B
% (R(A)) BITS 0-7 INTO LS BYTE OF A3
% MIR CONTAINS NEW (Y)
% REFERENCE BR1
% Y INTO BR2
% WRITE INTO R(A)
%
% RIGHT SHIFT AND STORE
% "F" INTO A2

```



STEP	OP	OP11F:	OP110F:	OP111F:	OP112F:
03478000	D				
03479000	D				
03480000	D				
03481000	D				
03482000	D				
03483000	D				
03484000	D				
03485000	D				
03486000	D				
03487000	D				
03488000	D				
03489000	D				
03490000	D				
03491000	D				
03492000	D				
03493000	D				
03494000	D				
03495000	D				
03496000	D				
03497000	D				
03498000	D				
03499000	D				
03500000	D				
03501000	D				
03502000	D				
03503000	D				
03504000	D				
03505000	D				
03506000	D				
03507000	D				
03508000	D				
03509000	D				
03510000	D				
03511000	D				
03512000	D				
03513000	D				
03514000	D				
03515000	D				
03516000	D				
03517000	D				
03518000	D				
03519000	D				
03520000	D				
03521000	D				
03522000	D				
03523000	D				
03524000	D				
03525000	D				
03526000	D				
03527000	D				
03528000	D				
03529000	D				
03530000	D				
03531000	D				
03532000	D				
03533000	D				
03534000	D				
03535000	D				
03536000	D				
03537000	D				
03538000	D				
03539000	D				
03540000	D				
03541000	D				
03542000	D				
03543000	D				
03544000	D				
03545000	D				
03546000	D				
03547000	D				
03548000	D				
03549000	D				
03550000	D				
03551000	D				
03552000	D				
03553000	D				
03554000	D				
03555000	D				
03556000	D				
03557000	D				
03558000	D				
03559000	D				
03560000	D				
03561000	D				
03562000	D				
03563000	D				
03564000	D				
03565000	D				
03566000	D				
03567000	D				
03568000	D				
03569000	D				
03570000	D				
03571000	D				
03572000	D				
03573000	D				
03574000	D				
03575000	D				
03576000	D				
03577000	D				
03578000	D	</			

180

0A76	5100	00C3	0000	0060	REGSTACK - 1 = CPCR	% ADDR OF R(A) INTO MAR2	03598000	0
0A77	4809	0F41	0070	00F0	BHAR L = BR1	% SAVE R(A)	03599000	0
0A78	0000	0000	0000	0030	COMP 8 = SAR		03600000	0
0A79	2F30	00C0	0000	0060	INPUT - 1 = CPCR	% (R(A)) INTO B	03601000	0
0A7A	4809	0C41	2070	00F0	B L = A2	% TEMP STORAGE OF (R(A))	03602000	0
0A7B	0010	0003	0000	00AC	COMP 16 = SAR; 1 = LIT	% R(A+1)	03603000	0
0A7C	4809	2F50	0010	00F0	LIT OR BHAR = MAR2	% (R(A+1)) INTO B	03604000	0
0A7D	2F30	00C0	0000	0060	INPUT - 1 = CPCR	% A2 = (R(A))/(R(A+1))	03605000	0
0A7E	4809	0C50	2000	00F0	A2 OR B = A2	% ISOLATE "M" FIELD	03606000	0
0A7F	4809	E156	0000	00F0	A3 AND LIT = B		03607000	0
0A80	00F0	00C0	0000	00EC	15 = LIT	% R(M) INTO MAR2	03608000	0
0A81	5100	0000	0000	0060	REGSTACK - 1 = CPCR	% (R(M)) INTO B	03609000	0
0A82	2F30	00C0	0000	0060	INPUT - 1 = CPCR	% (R(M)) INTO B	03610000	0
0A83	4809	0C40	0070	00F0	B = SAR	% (R(M)) ((-5) INTO SAR	03611000	0
0A84	49C9	0000	0000	00F0	A2 R = A2; B; SET LC1	% A2 HAS SHIFTED (R(A))/(R(A+1))	03612000	0
0A85	2000	0000	0000	0060	SETCCA - 1 = CPCR	% SET THE CONDITION BITS	03613000	0
0A86	4809	00C0	0000	20F0	ASR	% REFERENCE BR1	03614000	0
0A87	4809	0F43	0010	00F0	BHAR R = MAR2	% ADDR OF R(A) INTO MAR2	03615000	0
0A88	0000	00C0	0000	0010	B = SAR		03616000	0
0A89	4809	00C0	0000	00F0	A2 R = MIR	% (R(A)) INTO MIR	03617000	0
0A8A	0000	0000	0000	0020	16 = SAR		03618000	0
0A8B	2F50	00C0	0000	0060	OUTPUT - 1 = CPCR	% WRITE OUT SHIFTED (R(A))	03619000	0
0A8C	4809	0010	2000	00F0	A2 L = A2		03620000	0
0A8D	0010	0000	0000	00AC	COMP 16 = SAR; 1 = LIT	% (R(A+1)) INTO MIR	03621000	0
0A8E	4809	00C0	0000	00F0	A2 R = MIR	% R(A+1)	03622000	0
0A8F	4809	2F50	0010	00F0	LIT OR BHAR = MAR2		03623000	0
0A90	2F50	00C0	0000	0060	OUTPUT - 1 = CPCR		03624000	0
0A91	66E0	00C0	0000	00AC	OPCODE - 1 = MPCR		03625000	0
0A92	2280	00C3	0070	0060		% RI TYPE 2 STORE DOUBLE	03626000	0
0A93	4809	00C0	0000	00EC	CONTENTSR - 1 = CPCR	% (R(A), R(A+1)) INTO Y*, Y*+1	03627000	0
0A94	2380	00C0	0000	0060	B = MIR	% (R(A)) INTO B, R(A) INTO HS WORD A3	03628000	0
0A95	4809	0C41	0010	00F0	CONTENTSRM - 1 = CPCR	% TEMP STORAGE FOR (R(A))	03629000	0
0A96	0000	0000	0000	0030	B L = BR2	% (R(M)) INTO B	03630000	0
0A97	61EC	00C0	0000	0060	COMP 8 = SAR		03631000	0
0A98	4809	0F46	0000	00F0	EMULOUT - 1 = CPCR	% (R(A)) INTO Y*	03632000	0
0A99	4809	EC00	9000	40F0	BHAR + 1 = MIR	% TEMP HOLDER FOR Y* + 1	03633000	0
0A9A	00C0	0000	0000	00AC	A3 R = A3, CSAR		03634000	0
0A9B	4809	ED0C	0010	00F0	15 = SAR; 15 = LIT		03635000	0
0A9C	2F30	00C0	0000	0060	A3 OR 1 = MAR2	% R(A+1)	03636000	0
0A9D	4809	00C0	0000	00F0	INPUT - 1 = CPCR	% (R(A+1)) INTO B	03637000	0
0A9E	4809	00C0	0000	00F0	B = A3	% TEMP STORAGE OF (R(A))	03638000	0
0A9F	4809	EC00	9000	40F0	BH1		03639000	0
0AA0	4809	0C41	0010	00F0	A3 = MIR	% ADDR OF Y* + 1	03640000	0
0AA1	0000	0000	0000	0030	B L = BR2		03641000	0
0AA2	61EC	00C0	0000	0060	COMP 8 = SAR		03642000	0
0AA3	66E0	00C0	0000	00AC	EMULOUT - 1 = MPCR		03643000	0
0AA4	6330	0000	0000	0060		% RK TYPE LOGICAL RIGHT DOUBLE SHIFT	03644000	0
0AA5	4809	0C41	0000	00F0	IFETCH - 1 = CPCR	% SHIFT (R(A), R(A+1)) RIGHT Y(0-5)	03645000	0
0AA6	00C0	0000	0000	00AC	R L = B	% ZEROFILL AND SET CC	03646000	0
0AA7	4809	EC50	1000	00F0	16 = SAR; 15 = LIT	% "Y" INTO B	03647000	0
0AA8	4809	E156	0000	00F0	A3 OR B = A3	% A3 HOLDS "Y" INSTRUCTION	03648000	0
					A3 AND LIT = B	% ISOLATE "M" FIELD	03649000	0
							03650000	0
							03651000	0
							03652000	0
							03653000	0
							03654000	0
							03655000	0
							03656000	0
							03657000	0





0AE1	5F90	0000	0000	0060	OPCODE13:	XFCODE - 1 = CPCR	%	03718000	D
0AE2	4809	C640	0030	00F0		A2 = AMPCR = AMPCR	%	03719000	F
0AE3	14FC	0000	0000	00C0		OP13F - 1 = AMPCR	%	03720000	C
0AE4	4809	0000	0000	00FC		STEP	%	03721000	D
0AE5	4824	0000	0000	00F0		FXEC	%	03722000	C
							%	03723000	D
							%	03724000	D
							%	03725000	D
							%	03726000	C
							%	03727000	C
0AE6	1500	0000	0000	0040	OP130:	OP130 - 1 = MPCR	%	03728000	D
0AE7	3000	0000	0000	0040		FAULT - 1 = MPCR	%	03729000	D
CAE8	1510	0000	0000	0040		OP132 - 1 = MPCR	%	03730000	D
CAE9	1520	0000	0000	0040		OP133 - 1 = MPCR	%	03731000	D
							%	03732000	D
							%	03733000	D
							%	03734000	C
							%	03735000	D
							%	03736000	D
							%	03737000	D
0AEA	4809	0040	8030	00F0		D R = B	%	03738000	D
CAEB	80FC	0000	0000	0080		q = SAR; 15 = LIT	%	03739000	D
CAEC	4809	2050	8000	00F0		LIT AND B = E	%	03740000	D
CAED	5100	0000	0000	0060		REGSTACK - 1 = CPCR	%	03741000	D
CAEE	2F30	0000	0000	0060		INPUT - 1 = CPCR	%	03742000	C
CAEF	4809	0040	2030	00F0		E L = A2	%	03743000	D
CAFO	0010	0000	0000	0040		*COMP 16 = SAR; 1 = LIT	%	03744000	D
CAF1	4809	0040	0020	00FC		BHAR L = BH1	%	03745000	D
CAF2	0000	0000	0000	0030		COMP 8 = SAR	%	03746000	C
CAF3	4809	2F50	0010	00FC		LIT OR BHAR = MAR2	%	03747000	D
CAF4	2F30	0000	0000	0060		INPUT - 1 = CPCR	%	03748000	D
CAF5	4809	C050	2030	00F0		A2 OR B = A2	%	03749000	C
CAF6	4809	C000	0000	00FC		A2	%	03750000	F
CAF7	4809	0000	0000	00F0		IF MST THEN SET IC2	%	03751000	D
CAF8	4809	E150	8000	00F0		A3 AND LIT = B	%	03752000	D
CAF9	0000	0000	0000	00E0		15 = LIT	%	03753000	C
CAFA	5100	0000	0000	0060		REGSTACK - 1 = CPCR	%	03754000	D
CAFB	2F30	0000	0000	0060		INPUT - 1 = CPCR	%	03755000	D
CAFC	4809	0040	0000	00F0		B = SAR	%	03756000	D
CAFD	4909	C000	8000	00F0		A2 R = A2; B; SET LC1	%	03757000	D
CAFE	2000	0000	0000	0060		SETCCA - 1 = CPCR	%	03758000	D
CAFF	3019	0010	0000	00F0		IF LC2 THEN B111 L = B; SKIP	%	03759000	E
OR00	4809	0000	0000	00FC		O = B	%	03760000	D
OR01	4809	C050	2030	00F0		A2 OR B = A2; ASR	%	03761000	D
OR02	4809	0000	0000	00F0		BHAR R = MAR2	%	03762000	D
OR03	0000	0000	0000	0010		8 = SAR	%	03763000	C
OR04	4809	C000	8000	00F0		A2 R = MIR	%	03764000	D
OR05	0000	0000	0000	0020		15 = SAR	%	03765000	D
OR06	2F50	0000	0000	0060		OUTPUT - 1 = CPCR	%	03766000	D
OR07	4809	C000	2030	00F0		A2 L = A2	%	03767000	C
OR08	0010	0000	0000	0040		COMP 16 = SAR; 1 = LIT	%	03768000	D
OR09	4809	C000	8000	00FC		A2 R = MIR; B	%	03769000	D
OR0A	4809	2F50	0010	00FC		LIT OR BHAR = MAR2	%	03770000	D
OR0B	2F50	0000	0000	0060		OUTPUT - 1 = CPCR	%	03771000	D
OR0C	5600	0000	0000	0040		OPCODE - 1 = MPCR	%	03772000	D
							%	03773000	D
							%	03774000	C
							%	03775000	D
							%	03776000	D
							%	03777000	D

```

0P0E 00F0 0000 0000 0000 0000
0P0F 4809 0052 0000 0000 0000
0B10 6819 0000 0000 0000 0000
0B11 2380 0000 0000 0000 0000
0P12 4809 0041 0000 0000 0000
0P13 0000 0000 0000 0000 0000
0P14 4809 0050 0000 0000 0000
0B15 6330 0000 0000 0000 0000
0P16 4809 0000 0000 0000 0000
0P17 0000 0000 0000 0000 0000
0P18 4809 0000 0000 0000 0000
0P19 4809 0000 0000 0000 0000
0P1A 9000 0000 0000 0000 0000
0P1B 4809 0056 0000 0000 0000
0P1C 5100 0000 0000 0000 0000
0P1D 2F30 0000 0000 0000 0000
0P1E 4809 0041 0000 0000 0000
0P1F 0000 0000 0000 0000 0000
0P20 4809 0000 0000 0000 0000
0P21 0000 0000 0000 0000 0000
0P22 4809 2F5C 0000 0000 0000
0P23 2F30 0000 0000 0000 0000
0P24 4809 005C 1000 0000 0000
0P25 4809 0000 0000 0000 0000
0P26 4A49 0000 0000 0000 0000
0P27 4809 0000 0000 0000 0000
0P28 4809 0000 0000 0000 0000
0P29 2000 0000 0000 0000 0000
0P2A 3C19 0019 0000 0000 0000
0P2B 4809 0000 0000 0000 0000
0P2C 4809 005C 1000 0000 0000
0P2D 4809 0000 0000 0000 0000
0P2E 4809 0043 0000 0000 0000
0P2F 0000 0000 0000 0000 0000
0B30 4809 0000 0000 0000 0000
0P31 0000 0000 0000 0000 0000
0P32 2F50 0000 0000 0000 0000
0P33 0010 0000 0000 0000 0000
0P34 4809 2F5C 0000 0000 0000
0P35 4809 0001 1000 0000 0000
0P36 4809 0000 0000 0000 0000
0P37 2F50 0000 0000 0000 0000
0P38 66E0 0000 0000 0000 0000

0P39 6330 0000 0000 0000 0000
0P3A 4809 0041 0000 0000 0000
0P3B 0000 0000 0000 0000 0000
0P3C 4809 0056 0000 0000 0000
0P3D 9000 0000 0000 0000 0000
0P3E 4809 0000 0000 0000 0000
0P3F 4809 0055 0000 0000 0000
0P40 4809 005E 0000 0000 0000
0P41 4419 0046 0000 0000 0000
0P42 4809 2000 0000 0000 0000
0P43 0110 0000 0000 0000 0000
0P44 4809 005F 1000 0000 0000
0P45 0000 0000 0000 0000 0000

15 = LIT
B EOL 0
IF TRUE THEN SKIP
CONTENTSRM - 1 = CPCR
B L = B
16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = A2
A3 R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R L = A3
COMP 16 = SAR
BMR L = BMR
COMP B = SAR, 1 = LIT
LIT OR BMR = MAR2
EINPUT - 1 = CPCR
A3 OR B = A3
A3
IF MST THEN SET LC2
A2 = SAR
A3 R = A3, 01 SET LC1
SETCCA - 1 = CPCR
IF LC2 THEN R111 L = B, SKIP
0 = B
A3 OR B = A3
ASR
BMR R = MAR2
B = SAR
A3 R = MIR
16 = SAR
EINPUT - 1 = CPCR
COMP 16 = SAR, 1 = LIT
LIT OR BMR = MAR2
A3 L = A3
A3 R = MIR, B
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

IFETCH - 1 = CPCR
B L = BMR
COMP B = SAR
A3 AND LIT = A2
4 = SAR, 15 = LIT
A3 R = A3
A3 AND LIT = B, MIR
A2 - B = B
IF NOT MST THEN B + 1 = B, SKIP
LIT + B = B
17 = LIT
-B L = A3, BMR
COMP 16 = SAR

% CHECK "M" FOR 0
% (R(M)) INTO B
% A3 = (R(M))/INSTRUCTION
% "Y" INTO B
% (R(M)) INTO A2
% Y INTO A2
% ISOLATE "A"
% "A" INTO B
% ADDR OF R(A) INTO MAR2
% (R(A)) INTO B
% TEMP STORAGE OF (R(A))
% SAVE ADDR OF R(A) IN BMR
% R(A+1)
% (R(A+1)) INTO B
% A3 = (R(A))/(R(A+1))
% Y(0-5) INTO SAR
% SHIFT (R(A))/(R(A+1))
% SET THE CONDITION BITS
% PERFORM SIGN FILL
% REFERENCE BMR
% ADDR OF R(A) INTO MAR2
% WRITE OUT NEW (R(A))
% R(A+1)
% NEW (R(A+1))
% RX TYPE STORE MULTIPLE
% (R(A)),...R(M)) INTO Y,...Y+M-A+1
% Y INTO B
% SAVE Y IN BMR
% "M" INTO A2
% "A" INTO B, MIR
% CHECK IF "M" < "A"
% B, SKIP
% CALCULATE 16 + (M-A) + 1
% A3 IS NEG CTR, B HOLDS "A"

```

0P133:

185

186



187

```

NEDE 4809 2C55 1C30 00F0
OPDF 4812 0000 0000 00F0
OREO 4809 E15E 0000 00F0
OPEI 0100 0000 0030 00E0
CRE2 7C29 E15E 1C30 00F0
CRE3 4809 E0C0 0000 00F0
OCE4 4809 2C5E 0030 80F0
ORE5 4809 C001 8000 00F0
CRE6 4809 0C41 0800 00F0
CEE7 0000 0000 0000 0020
ORE8 4809 0C40 8830 00F0
ORE9 2F50 0000 0070 0060
OREA 2000 0000 0000 0060
OREB 66E0 0000 0070 0040

OREC 2380 0C00 0030 0060
CRE0 4809 0C41 0020 00F0
OREE 0000 0000 0030 0030
OREF 4809 E0C0 0030 00F0
ORE0 2280 0000 0000 0060
ORE1 4809 0C40 0030 00F0
ORE2 4809 0F43 0010 00F0
ORE3 61E0 0000 0070 0060
ORE4 4809 0F46 0030 00F0
ORE5 4809 E15E 0070 00F0
ORE6 00F0 0000 0070 00E0
ORE7 51C0 0000 0070 0060
ORE8 2F50 0000 0030 0060
ORE9 66E0 0000 0070 0040

OREA 4809 2C56 0B30 00F0
OREB 00F0 0000 0030 00E0
OREC 4809 0C52 0030 00F0
ORED 6819 0000 0030 00F0
OREE 2380 0000 0030 0060
OREF 4809 0C41 0030 00F0
ORE0 0000 0000 0000 0020
ORE1 4809 EC5C 1000 00F0
ORE2 5330 0000 0070 0060
ORE3 4809 E0C0 AC30 00F0
ORE4 0000 0000 0030 0020
ORE5 4809 CC40 2000 00F0
ORE6 4809 C156 0030 00F0
ORE7 5330 0000 0030 0080
ORE8 4809 E0C0 9000 00F0
ORE9 E156 0070 00F0
OREA 00F0 0000 0000 00E0
OREB 51C0 0000 0000 0060
OREC 2F50 0000 0000 0060
ORED 4809 0C41 1070 00F0
OREE 0100 0000 0000 0040
OREF 4809 EC5C 2030 00F0
ORE0 4809 0000 0000 00F0
ORE1 4809 0C40 1000 00F0

```

LIT AND B = A3  
 SAVE  
 A3 GEO LIT  
 16 = LIT  
 IF TRUE THEN A3+ NOT LIT + 1 = A3; JUMP  
 A3 = B  
 LIT - B = SAR  
 A2 C = B  
 B L = B  
 16 = SAR  
 B R = MIR, B  
 EDUTPUT - 1 = CPCR  
 SETCCA - 1 = CPCR  
 OPCODE - 1 = MPCR

OP151:  
 CONTENTSRM - 1 = CPCR  
 B L = B R1  
 COMP 8 = SAR  
 A3 = B  
 CONTENTSRA - 1 = CPCR  
 B = MIR, ASR  
 BHAR = OR2  
 EHULOUT - 1 = CPCR  
 BHAR + 1 = MIR  
 A3 AND LIT = B  
 15 = LIT  
 REGSTACK - 1 = CPCR  
 EDUTPUT - 1 = CPCR  
 OPCODE - 1 = MPCR

OP152:  
 LIT AND B = B  
 15 = LIT  
 P EQL 0  
 IF TRUE THEN SKIP  
 CONTENTSRM - 1 = CPCR  
 B L = B  
 COMP 16 = SAR  
 A3 OR B = A3  
 IFETCH - 1 = CPCR  
 A3 R = A2  
 16 = SAR  
 A2 + B = A2  
 A2 AND LIT = MIR  
 63 = LIT, 4 = SAR  
 A3 R = A3  
 A3 AND LIT = B  
 15 = LIT  
 REGSTACK - 1 = CPCR  
 EDUTPUT - 1 = CPCR  
 B L = A3  
 COMP 16 = SAR; 16 = LIT  
 A3 OR B = A2  
 PHI  
 B = A3

C4C18C00 D  
 C4C19C00 D  
 C4C20C00 D  
 C4C21C00 D  
 C4C22C00 C  
 C4C23C00 D  
 C4C24C00 D  
 C4C25C00 C  
 C4C26C00 D  
 C4C27C00 D  
 C4C28C00 D  
 C4C29C00 D  
 C4C30C00 D  
 C4C31C00 D  
 C4C32C00 D  
 C4C33C00 D  
 C4C34C00 D  
 C4C35C00 D  
 C4C36C00 D  
 C4C37C00 D  
 C4C38C00 D  
 C4C39C00 D  
 C4C40C00 D  
 C4C41C00 D  
 C4C42C00 D  
 C4C43C00 D  
 C4C44C00 D  
 C4C45C00 C  
 C4C46C00 D  
 C4C47C00 C  
 C4C48C00 D  
 C4C49C00 D  
 C4C50C00 D  
 C4C51C00 D  
 C4C52C00 D  
 C4C53C00 C  
 C4C54C00 C  
 C4C55C00 C  
 C4C56C00 D  
 C4C57C00 D  
 C4C58C00 D  
 C4C59C00 D  
 C4C60C00 D  
 C4C61C00 D  
 C4C62C00 D  
 C4C63C00 D  
 C4C64C00 D  
 C4C65C00 D  
 C4C66C00 D  
 C4C67C00 D  
 C4C68C00 D  
 C4C69C00 D  
 C4C70C00 D  
 C4C71C00 D  
 C4C72C00 D  
 C4C73C00 D  
 C4C74C00 C  
 C4C75C00 D  
 C4C76C00 D  
 C4C77C00 D

\* RI TYPE 2 STORE AND INDEX BY 1  
 \* (R(A)) INTO Y, (R(M)) + 1 INTO R(M)  
 \* Y\* INTO R1  
 \* (R(A)) INTO B  
 \* (R(A)) INTO B  
 \* (R(A)) INTO Y\*  
 \* (R(M)) + 1  
 \* ISOLATE \*M\* FIELD  
 \* MAR2 = ADDR OF R(M)  
 \* (R(A)) + 1 INTO R(M)  
 \*  
 \*  
 \*  
 \* RK TYPE CIRCULAR LEFT SINGLE SHIFT  
 \* SHIFT (R(A)) Y (C-5) PLACES AND SET CC  
 \* ISOLATE \*M\*  
 \*  
 \* A3 = (R(M))/INSTRUCTION  
 \* Y INTO B  
 \* (R(M)) INTO A2  
 \* Y INTO A2  
 \* Y (C-5)  
 \* ISOLATE \*A\*  
 \* ADDR OF R(A) INTO MAR2  
 \* (R(A)) INTO E  
 \*  
 \* A2 = (R(A))/(R(A))









```

CCAB 4809 00C0 C000 20FC
CCAC 4809 0F43 0C1C 00F0
CCAD 61E0 0000 0000 0060
CCAE 4809 0F47 0020 C0F0
CCAF 0000 00C3 0020 C030
CCB0 4809 00C3 001C 00F0
CCB1 2F3C 0000 0000 006C
CCB2 4809 0C4C 0030 00F0
CCB3 4809 0000 0000 20F0
CCB4 4809 0F43 0C1C 00F0
CCB5 61E0 C000 0000 006C
CCB6 66EC 00C0 0C7C C040

CCB7 5F9C 0000 000C 0060
CCB8 4809 C640 0030 C0F0
CCB9 1640 00C0 0030 C0C0
CCBA 4809 00C0 0030 00F0
CCBB 4824 00C3 0000 C0FC

CCBC 1650 00C0 0000 004C
CCBD 166C 0000 0030 004C
CCBE 167C 00C0 003C C040
CCBF 168C 00C0 0C3C C040

CCD0 2380 C0C3 0C00 C060
CCD1 4809 C040 207C 00F0
CCD2 48C9 0000 8000 C0F0
CCD3 90F0 0C03 0000 0080
CCD4 4809 2C56 0B70 00F0
CCD5 51CC 00C0 C000 0060
CCD6 48C9 0F41 0020 00F0
CCD7 001C 0000 007C 0080
CCD8 4809 2F5C 001C 00F0
CCD9 2F3C 00C0 0030 C06C
CCDA 4809 0F45 001C C0FC
CCDB 0000 00C0 0000 0020
CCDC 2F3C 00C0 0030 0060
CCDE 4809 EC5C 1070 00F0
CCDF 4809 C0C2 2000 00FC
CCD0 4809 C0C0 C000 00F0
CCD1 49C9 E0F1 9B7C 00F0
CCD2 2000 0000 0030 0060
CCD3 48C9 E0C1 0B3C 00F0
CCD4 0000 00C0 0C7C 0020
CCD5 4809 0C40 8030 C0FC
CCD6 2F50 00C3 C07C C060
CCD7 48C9 00C3 0000 20F0
CCD8 4809 0F43 8C1C C0F0
CCD9 0000 00C0 0000 0010
CCDA 4809 E0C0 8030 00F0
CCDB 0000 0000 0030 C02C
CCDC 2F5C 00C0 0000 C06C
CCDD 66EC 00C0 000C 004C

OP17F: 0P17C - 1 = CPCR
        A2 + AMPCR = AMPCR
        OP17F - 1 = AMPCR
        STEP
        EXEC

OP170: 0P17C - 1 = MPCR
        OP171 - 1 = MPCR
        OP172 - 1 = MPCR
        OP173 - 1 = MPCR

OP170: 0P17C - 1 = CPCR
        B = A2
        A3 R = B
        N = SARJ 15 = LIT
        LIT AND B = B
        REGSTACK - 1 = CPCR
        BHAR L = BR1
        COMP 8 = SARJ 1 = LIT
        LIT OR BHAR = MAR2
        INPUT - 1 = CPCR
        BHAR + 1 = MAR2
        B L = A3
        COMP 16 = SAR
        INPUT - 1 = CPCR
        A3 OR B = A3
        NOT A2 = A2
        A2 + 1 = SAR
        A3 C = A3, B SET LCI
        SETCCA - 1 = CPCR
        A3 L = B
        COMP 16 = SAR
        B R = MIR
        OUTPUT - 1 = CPCR
        ASR
        BHAR R = MAR2
        B = SAR
        A3 R = MIR
        16 = SAR
        OUTPUT - 1 = CPCR
        OP17C - 1 = MPCR

ASR
BHAR = BR2
EMULOUT - 1 = CPCR
BHAR + 1 L = BR1
COMP 8 = SAR
A3 = MAR2
INPUT - 1 = CPCR
B = MIR
ASR
BHAR = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

% REFERENCE BR1
% ADDR OF Y INTO GR2
% (R(A)) INTO Y
% ADDR OF Y + 1
% (R(A+1)) INTO B
% REFERENCE BR1
% (R(A+1)) INTO Y+1
% *F* INTO A2

% RR TYPE CIRCULAR DOUBLE LEFT SHIFT
% SHIFT (R(A),R(A+1)) LEFT CIRCULARLY
% (R(M)) (0-5) PLACES AND SET CC
% (R(M)) INTO B

% TEMP STORAGE OF R(A)
% R(A+1)
% (R(A)) INTO B
% A3 HAS (R(A)) IN MS WORD
% (R(A+1)) INTO B
% A3 = (R(A))/(R(A+1))
% COMP OF (R(M)) (0-5)
% PERFORM SHIFT
% SET THE CONDITION BITS
% (R(A+1)) INTO B
% (R(A+1)) INTO MIR
% WRITE SHIFTED (R(A+1))
% REFERENCE PR1

```

ACDE 2380 0003 0000 0060	OP171:	CONTENTS - 1 = CPCR	% RI TYPE 1 STORE ZERO, 0 INTO Y	04318000 0
ACDF 4809 0C41 0010 00F0		B L = BR2	% (R(M)) INTO B	04319000 0
ACE0 0000 0000 0030		COMP 8 = SAR		04320000 0
ACE1 4809 0000 0030 00F0		0 = MIR		04321000 0
ACE2 61E0 0000 0000 0060		FMULOUT - 1 = CPCR		04322000 0
ACE3 66E0 0000 0000 0040		OPCODE - 1 = MPCR		04323000 0
				04324000 0
				04325000 0
				04326000 0
				04327000 0
				04328000 0
				04329000 0
				04330000 0
				04331000 0
				04332000 0
				04333000 0
				04334000 0
				04335000 0
				04336000 0
				04337000 0
				04338000 0
				04339000 0
				04340000 0
				04341000 0
				04342000 0
				04343000 0
				04344000 0
				04345000 0
				04346000 0
				04347000 0
				04348000 0
				04349000 0
				04350000 0
				04351000 0
				04352000 0
				04353000 0
				04354000 0
				04355000 0
				04356000 0
				04357000 0
				04358000 0
				04359000 0
				04360000 0
				04361000 0
				04362000 0
				04363000 0
				04364000 0
				04365000 0
				04366000 0
				04367000 0
				04368000 0
				04369000 0
				04370000 0
				04371000 0
				04372000 0
				04373000 0
				04374000 0
				04375000 0
				04376000 0
				04377000 0

CEC4 4809 2C56 0B30 00F0	OP172:	LIT AND B = B		04318000 0
CEC5 00FC 0000 0000 0CE0		15 = LIT		04319000 0
CEC6 4809 0C52 0030 00F0		C EOL B		04320000 0
CEC7 6819 0000 0030 00F0		IF TRUE THEN SKIP		04321000 0
CEC8 238C 0000 0000 0060		CONTENTS - 1 = CPCR	% (R(M)) INTO B	04322000 0
CEC9 4809 0C41 0030 00F0		B L = B		04323000 0
CECA 0000 0000 0030 00F0		COMP 16 = SAR		04324000 0
CECB 4809 EC5C 1C30 00F0		A3 OR B = A3		04325000 0
CECC 5130 0000 0030 0060		IFETCH - 1 = CPCR		04326000 0
CECD 4809 E000 0000 00F0		A3 R = A2		04327000 0
CECE 000C 0000 0030 0020		16 = SAR		04328000 0
CECF 4809 CC40 2000 00F0		A2 + B = A2		04329000 0
CEFO 4809 E0C0 9000 00F0		A3 R = A3		04330000 0
CEF1 90FC 00C0 0000 0080		4 = SAR, 15 = LIT		04331000 0
CEF2 4809 E155 0B30 00F0		A3 AND LIT = B		04332000 0
CEF3 5100 0000 0030 0060		REGSTACK - 1 = CPCR		04333000 0
CEF4 4809 0F41 0020 00F0		DMAR L = BR1		04334000 0
CEF5 001C 00C0 0030 0080		COMP 8 = SAR, 1 = LIT		04335000 0
CEF6 2F3C 0000 0000 0060		EINPUT - 1 = CPCR		04336000 0
CEF7 4809 2F5C 001C 00F0		LIT OR DMAR = MAR2		04337000 0
CEF8 4809 CC41 1C00 00F0		P L = A3		04338000 0
CEF9 000C 0000 0030 0020		COMP 16 = SAR		04339000 0
CEFA 2F30 00C0 0030 0060		EINPUT - 1 = CPCR		04340000 0
CEFB 4809 EC5C 1C30 00F0		NOT A2 = A2		04341000 0
CEFC 4809 CC02 2000 00F0		A2 + 1 = SAR		04342000 0
CEFD 4809 CC03 0000 00F0		A3 C = A3, B1 SET LCI		04343000 0
CEFE 4809 EC01 9000 00F0		SETCCA - 1 = CPCR		04344000 0
CEFF 2000 0000 0000 0060		A3 L = A2		04345000 0
CE00 4809 E0C1 2030 00F0		COMP 16 = SAR		04346000 0
CE01 000C 0000 0030 0020		A2 R = MIR		04347000 0
CE02 4809 CC03 0000 00F0		ASR		04348000 0
CE03 2F5C 0000 0030 0060		DMAR R = MAR2		04349000 0
CE04 4809 0000 0030 00F0		2 = SAR		04350000 0
CE05 4809 0F43 801C 00F0		A3 R = MIR		04351000 0
CE06 0000 0000 0000 0010		16 = SAR		04352000 0
CE07 4809 E000 8030 00F0		EINPUT - 1 = CPCR		04353000 0
CE08 000C 0000 0030 0020		OPCODE - 1 = MPCR		04354000 0
CE09 2F50 00C0 0000 0060				04355000 0
CE0A 66E0 0000 0000 0040				04356000 0

000B 57CC 0000 0030 0060	OP173:	RXMFIELD - 1 = CPCR	% RX TYPE STORE ZERO, C INTO Y	04318000 0
000C 4809 0C41 0010 00F0		B L = BR2	% ADDR OF Y INTO B	04319000 0
000D 0000 0000 0030 0030		COMP 8 = SAR		04320000 0
000E 4809 0CC0 0030 00F0		C = MIR		04321000 0

```

000F 51E0 0000 0000 C060
0010 66E0 0000 0000 0040

0011 5F90 0000 0000 0060
0012 4809 C640 0000 00F0
0013 169C 0000 0000 00C0
0014 4809 0000 0000 00F0
0015 4824 0000 0000 00F0

0016 16A0 0000 0000 0040
0017 168C 0000 0000 0040
0018 16CC 0000 0000 0040
0019 160C 0000 0000 0040

001A 2280 0000 0000 0060
001B 2809 C641 2020 00F0
001C 00F0 0000 0000 00A0
001D 4809 E155 0070 00F0
001E 510C 0000 0000 0060
001F 2F30 0000 0000 0060
0020 4849 0041 0000 00F0
0021 4809 C05E 0030 00F0
0022 78C9 0000 0000 00F0
0023 1E7C 0000 0000 0060
0024 4F1C 0000 0000 0060
0025 4809 0000 007C 00F0
0026 4809 C04D 8830 00F0
0027 00C0 0000 0000 0020
0028 4809 E003 801C 00F0
0029 2F5C 0000 0000 0060
002A 2000 0000 0000 0060
002B 56E0 0000 0000 0040

002C 2380 0000 0000 0060
002D 4809 0041 0020 00F0
002E 00C0 0000 0000 0030
002F 4809 E003 0000 00F0
0030 228C 0000 0000 0060
0031 4809 0041 2000 00F0
0032 00C0 0000 0000 0020
0033 4809 0000 0000 00F0
0034 4809 004D 0010 00F0
0035 50E0 0000 0000 0060
0036 4809 0041 0000 00F0
0037 0000 0000 0000 0020
0038 4849 C05E 0000 00F0
0039 70C9 0000 0000 00F0
003A 1E70 0000 0000 0060
003B 4F10 0000 0000 0060
003C 4849 0000 0000 00F0
003D 4809 004D 883C 00F0

EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE20: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP20F - 1 = AMPCR
STEP
FXEC

OP20F: OP200 - 1 = MPCR
OP201 - 1 = MPCR
OP202 - 1 = MPCR
OP203 - 1 = MPCR

OP200:
CONTENTISRA - 1 = CPCR
B L = A2; IF LC1
COMP 16 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
B L = B; SET LC2
A2 - B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B M1
B R = B; MIR
16 = SAR
A3 R = MAR2
OUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP201:
CONTENTISM - 1 = CPCR
B L = BR1
COMP 8 = SAR
A3 = B
CONTENTISFA - 1 = CPCR
B L = A2
COMP 16 = SAR
ASR
RHAR = BR2
EMULIN - 1 = CPCR
R L = B
COMP 16 = SAR
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
P M1
B R = B; MIR

% RR TYPE SUBTRACT REGISTER
% (RCA)) - (R(H)) INTO R(A)
% SET CC, CARRY AND OVERFLOW
% (RCA)) INTO B
% (RCA)) INTO MS WORD OF A2
% (R(H)) INTO F
% (RCA)) - (R(H)) INTO MIR
% SET THE CARRY BIT
% SET THE OVERFLOW BIT
% ADDR OF R(A)
% SET THE CONDITION BITS
%
% RI TYPE 2 SUBTRACT (INDIRECT)
% (RCA)) - (Y*) INTO R(A)
% SET CC, CARRY, AND OV BITS
% Y* INTO DR1
%
% (RCA)) INTO B
% (RCA)) INTO P'S WORD OF A2
% DEF BR1
% (Y*) INTO B
% (Y*) INTO MS WORD OF B
% (RCA)) - (Y*) INTO MIR
%
%
%

```



```

003E 0000 0003 0070 0020
003F 4809 E0C3 801C 00F0
0040 2F5C 0000 0030 0060
0041 20D0 0000 00C0 0060
0042 66E0 0000 0070 0040

0043 4809 2C55 0800 00FC
0044 00FC 0000 0030 00FC
0045 4809 C052 0070 00F0
0046 6819 0000 0000 00F0
0047 238C 0000 0000 0060
0048 4809 C041 0800 00F0
0049 C000 0000 0000 0020
004A 4809 EC5C 1030 00FC
004B 633C 0000 0000 0060
004C 4809 E0C3 A000 00F0
004D 0000 0000 0000 0020
004E 4809 C041 0070 00F0
004F 4809 E0C3 0800 00FC
0050 228C 0000 0030 0060
0051 4809 0C41 2000 00F0
0052 0000 0000 0030 0020
0053 4849 C05E 0C30 00F0
0054 78C9 0000 0030 00F0
0055 1E7C 0000 0030 0060
0056 4F10 0000 0000 0060
0057 4809 0000 0030 00F0
0058 4809 0C40 889C 00F0
0059 0000 0000 0030 0020
005A 2F50 C003 0030 0060
005B 2000 00C0 0090 0060
005C 56E0 0000 0070 0040

005D 5700 00C0 0030 0060
005E 4809 0C41 0010 00FC
005F 0000 0000 0000 0030
0060 50E0 00C0 0000 0060
0061 4809 0C41 0C30 00F0
0062 0000 0000 0070 0020
0063 4809 E0C0 0870 00F0
0064 228C 0000 0030 0060
0065 48C9 0C41 2070 00F0
0066 0000 0000 0030 0020
0067 4849 C05E 0C30 00F0
0068 78C9 0000 0000 00F0
0069 1E70 00C0 0070 0060
006A 4F10 00C0 0030 0060
006B 4809 0000 0030 00FC
006C 4809 0C43 889C 00F0
006D 0000 0000 0000 0020
006E 2F50 00C0 0070 0060
006F 2000 00C0 0000 0060
0070 56E0 0000 0030 0040

0P202:
16 = SAR
A3 R = MAR2
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIP
CONTENTS RM - 1 = CPCR
R L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

RXMFELD - 1 = CPCR
R L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

0P203:
16 = SAR
A3 R = MAR2
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIP
CONTENTS RM - 1 = CPCR
R L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

RXMFELD - 1 = CPCR
R L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

% ADDR OF R(A)
% WRITE OUT NEW R(A)
% SET THE CONDITION BITS
%
%
% TYPE RK SUBTRACT, (R(A)) - Y INTO R(A)
% SET CC, CARRY AND OV BITS
% "H" INTO B
%
%
% ADDR OF R(A)
% WRITE OUT NEW R(A)
% SET THE CONDITION BITS
%
%
% TYPE RX SUBTRACT, (R(A)) - (Y) -> R(A)
% SET CC, CARRY AND OV BITS
% ADDR OF Y INTO B
%
%
% (Y) INTO B
% (Y) INTO MS WORD OF MIR
% (R(A)) INTO B
% (R(A)) INTO PS WORD OF A2
% (R(A)) - (Y) INTO MIR
%
% WRITE NEW R(A)
% SET THE CONDITION BITS
%

```

0071	5F90 C000 0000 C060	OPCODE21: XFCODE - 1 = CPCR	% F= INTO A2	04498000 D
0072	8809 C640 0040 00FC	A2 + AMPCR = AMPCR		04499000 D
0073	16EC 0000 0030 00C0	OP21F - 1 = AMPCR		04500000 D
0074	4809 00C0 0000 00F0	STEP		04501000 D
0075	4824 C0C0 0030 C0F0	EXEC		04502000 D
0076	16FC 0000 0030 0040			04503000 D
0077	1700 0000 0000 0040	OP21F: OP210 - 1 = MPCR		04504000 D
0078	300C C000 0030 0040	FAULT - 1 = MPCR		04505000 D
0079	1710 00C0 0030 004C	OP213 - 1 = MPCR		04506000 D
				04507000 D
				04508000 D
				04509000 D
				04510000 D
				04511000 D
				04512000 D
				04513000 D
				04514000 D
				04515000 D
				04516000 D
				04517000 D
				04518000 D
				04519000 D
				04520000 D
				04521000 D
				04522000 D
				04523000 D
				04524000 D
				04525000 D
				04526000 D
				04527000 D
				04528000 D
				04529000 D
				04530000 D
				04531000 D
				04532000 D
				04533000 D
				04534000 D
				04535000 D
				04536000 D
				04537000 D
				04538000 D
				04539000 D
				04540000 D
				04541000 D
				04542000 D
				04543000 D
				04544000 D
				04545000 D
				04546000 D
				04547000 D
				04548000 D
				04549000 D
				04550000 D
				04551000 D
				04552000 D
				04553000 D
				04554000 D
				04555000 D
				04556000 D
				04557000 D

007A	4809 0C40 8800 00F0	B R = B	% TYPE RR SUBTRACT DOUBLE (REGISTER)	04510000 D
007B	30F0 00C0 0030 0080	4 = SAR; 15 = LIT	% (R(A),R(A+1))-(R(M),R(M+1)) INTO	04511000 D
007C	4809 2055 0800 00F0	LIT AND B = B	% (R(A),R(A+1)) SET CC, OV, AND CARRY	04512000 D
007D	51CC 00C0 0070 0060	REGSTACK - 1 = CPCR	% ISOLATE "A"	04513000 D
007E	2F3C 00C0 0000 0060	EINPUT - 1 = CPCR		04514000 D
007F	4809 0C41 2020 C0F0	B L = A2		04515000 D
0080	0000 00C0 0030 C0F0	COMP 16 = SAR		04516000 D
0081	4809 0F41 0C2C 00FC	BMAR L = BR1	% TEMP STORAGE OF ADDR OF R(A)	04517000 D
0082	001C 00C0 0030 0080	COMP 8 = SAR; 1 = LIT		04518000 D
0083	4809 2F5C 001C 00FC	LIT OR BMAR = MAR2		04519000 D
0084	2F3C 00C0 000C 0060	EINPUT - 1 = CPCR		04520000 D
0085	4809 0C5C 2030 00F0	A2 OR B = A2	% (R(A+1)) INTO B	04521000 D
0086	4809 0155 0E30 C0F0	A3 AND LIT = B	% A2 = (R(A))/(R(A+1))	04522000 D
0087	00F0 0000 0030 00FC	15 = LIT	% ISOLATE "M"	04523000 D
0088	51C0 00C0 0030 0060	REGSTACK - 1 = CPCR		04524000 D
0089	2F3C 00C0 0000 0060	EINPUT - 1 = CPCR	% (R(M)) INTO P	04525000 D
008A	4807 0C41 1030 00F0	B L = A3	% (R(M)) INTO MS WORD OF A2	04526000 D
008B	0010 00C0 0030 0040	COMP 16 = SAR; 1 = LIT		04527000 D
008C	4809 2F5C 001C 00FC	LIT OR BMAR = MAR2		04528000 D
008D	2F3C 0000 0000 0060	EINPUT - 1 = CPCR	% ADDR OF R(M+1)	04529000 D
008E	4809 0C5C 0030 00F0	A3 OR B = B	% (R(M+1)) INTO B	04530000 D
008F	4809 0C5E 0080 00F0	A2 - B = MIR; SET LC2	% B = (R(M))/(R(M+1))	04531000 D
0090	78C9 0000 0030 00F0	IF ADV THEN SET LC1	% PERFORM SUBTRACTION	04532000 D
0091	1E70 00C0 0030 0060	CARRY - 1 = CPCR		04533000 D
0092	4F10 0000 0030 0060	CHECKOV - 1 = CPCR		04534000 D
0093	4FC9 00C0 0030 00FC	BMIR SET LC1		04535000 D
0094	208F 00C0 0030 0060	SETCCA - 1 = CPCR	% SET THE CONDITION BITS	04536000 D
0095	4809 00C0 0030 00F0	B R = MIR	% NEW (R(A)) INTO MIR	04537000 D
0096	4809 0C40 8C30 00F0	16 = SAR		04538000 D
0097	0000 00C0 0030 002C	B L = B		04539000 D
0098	4209 0C41 0030 00F0	B R = B		04540000 D
0099	4809 0C40 8800 00F0	ASR	% (R(A+1))	04541000 D
009A	4809 00C0 0030 00F0	BMAR R = MAR2; A3	% REFERENCE PRI	04542000 D
009B	4809 0F43 901C 00F0	B = SAR	% ADDR OF R(A)	04543000 D
009C	0000 00C0 0030 001C	EOUTPUT - 1 = CPCR	% WRITE NEW (R(A))	04544000 D
009D	2F5C 00C0 0030 0060	A3 OR 1 = MAR2	% ADDR OF R(A+1)	04545000 D
009E	4809 00C0 001C 0060	B = MIR	% (R(A+1))	04546000 D
009F	4809 00C0 0030 00F0	EOUTPUT - 1 = CPCR	% WRITE NEW (R(A+1))	04547000 D
00A0	2F5C 0000 0030 0060	OPCODE - 1 = MPCR		04548000 D
00A1	66EC 0000 0030 0040			04549000 D

0P211:		% RI TYPE 2 SUBTRACT OCURL		04550000 D
		% (R(A),R(A+1))-(Y+Y+1) INTO		04551000 D

```

00A2 4809 00C0 8B3C 00F0
00A3 80F0 00C0 003F 00B0
00A4 4809 2055 0830 00F0
00A5 51C0 00C0 003F 00C0
00A6 2F30 00C0 003F 00C0
00A7 4809 0C41 2030 00F0
00A8 00C0 00C0 003F 00C0
00A9 4809 0F41 0C20 00F0
00AA 5010 00C0 003F 00B0
00AB 4809 2F5C 0C1C 00F0
00AC 2F3C 00C0 003F 00C0
00AD 4809 CC5C 2030 00F0
00AE 4809 E15C 0830 00F0
00AF 00C0 00C0 003F 00C0
00B0 51C0 00C0 003F 00C0
00B1 2F3C 00C0 003F 00C0
00B2 4809 CC41 0C10 00F0
00B3 00C0 00C0 003F 00C0
00B4 50E0 00C0 003F 00C0
00B5 4809 2F5C 0C1C 00F0
00B6 001C 00C0 003F 00B0
00B7 4809 0C41 1030 00F0
00B8 00C0 00C0 003F 00C0
00B9 6CE0 00C0 003F 00C0
00BA 4809 EC5C 0830 00F0
00BB 4849 CC5C 0C30 00F0
00BC 78C9 00C0 003F 00C0
00BD 1E7C 00C0 003F 00C0
00BE 4F1C 00C0 003F 00C0
00BF 49C9 00C0 003F 00C0
00C0 2000 00C0 003F 00C0
00C1 4809 00C0 003F 00C0
00C2 4809 0C43 8F30 00F0
00C3 00C0 00C0 003F 00C0
00C4 4809 0C41 0830 00F0
00C5 4809 0C40 883C 00F0
00C6 4809 00C0 003F 00C0
00C7 4809 0F43 8C1C 00F0
00C8 001C 00C0 003F 00C0
00C9 2F50 00C0 003F 00C0
00CA 4809 2F5C 0C1C 00F0
00CB 4809 0C40 003F 00C0
00CC 2F5C 00C0 003F 00C0
00CD 66EC 00C0 003F 00C0

00CE 5700 00C0 003F 00C0
00CF 4809 0C41 0C10 00F0
00D0 00C0 00C0 003F 00C0
00D1 60EC 00C0 003F 00C0
00D2 4809 0C41 2070 00F0
00D3 00C0 00C0 003F 00C0
00D4 4809 2F5C 0C1C 00F0
00D5 001C 00C0 003F 00C0
00D6 50EC 00C0 003F 00C0
00D7 4809 CC5C 003C 00F0

R R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R L = A2
COMP 16 = SAR
BMR L = BMR
COMP 8 = SAR; 1 = LIT
LIT OR BMR = MAR2
FINPUT - 1 = CPCR
A2 OR B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R L = BR2
COMP 8 = SAR
EULIN - 1 = CPCR
LIT OR BMR L = ER2
COMP 8 = SAR; 1 = LIT
B L = A3
COMP 16 = SAR
EULIN - 1 = CPCR
A3 OR B = B
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMR SET LC1
SETCCA - 1 = CPCR
BMR = MIR
16 = SAR
R L = B
R R = B
ASR
BMR R = MAR2
8 = SAR; 1 = LIT
FINPUT - 1 = CPCR
LIT OR BMR = MAR2
R = MIR
FINPUT - 1 = CPCR
OPCODE - 1 = HPCR

R XMFIELD - 1 = CPCR
R L = BR2
COMP 8 = SAR
EULIN - 1 = CPCR
R L = A2
COMP 16 = SAR
LIT OR BMR L = ER2
COMP 8 = SAR; 1 = LIT
EULIN - 1 = CPCR
A2 OR B = MIR

R X TYPE SUBTRACT DOUBLE
R X (R(A),R(A+1))-(Y,Y+1)=R(A),R(A+1)
R X SET LC; OV AND CARRY BITS
R X ADDR INTO P
R X (Y) INTO B
R X (Y) INTO MS WORD OF A2
R X ADDR OF Y+1
R X (Y+1) INTO B
R X MIR = (Y)/(Y+1)

R X (R(A),R(A+1)), SET CC, CARRY AND OV BITS
R X ISOLATE *A*
R X (R(A)) INTO E
R X (R(A)) INTO MS WORD OF A2
R X SAVE ADDR OF R(A)
R X (R(A+1))
R X (R(A+1)) INTO B
R X A2 = (R(A))/(R(A+1))
R X ISOLATE *H*
R X (R(M)) INTO B
R X (R(M)) INTO E
R X (Y*) INTO B
R X ADDR OF Y+1
R X (Y*) INTO MS WORD OF A3
R X (Y+1) INTO P
R X B = (Y*)/(Y+1)
R X PERFORM SUBTRACTION
R X SET THE OV BITS
R X SET THE CONDITION BITS
R X NEW (R(A))
R X REF BMR
R X ADDR OF R(A)
R X NEW (R(A+1))
R X REF BMR
R X ADDR OF R(A)
R X WRITE NEW (R(A))
R X (R(A+1))
R X (R(A+1))
R X WRITE NEW (R(A+1))
R X
R X
R X RX TYPE SUBTRACT DOUBLE
R X (R(A),R(A+1))-(Y,Y+1)=R(A),R(A+1)
R X SET LC; OV AND CARRY BITS
R X ADDR INTO P
R X (Y) INTO B
R X (Y) INTO MS WORD OF A2
R X ADDR OF Y+1
R X (Y+1) INTO B
R X MIR = (Y)/(Y+1)

```

0P213:

00D8	4809	E000	0800	C0FC	A3 = B	04618C00	0
00D9	4809	0C40	8E70	C0F0	B R = B	04619C00	0
00DA	80F0	00C0	0A90	C080	4 = SAR; 15 = LIT	04620C00	0
00DB	4809	2C55	0B7C	C0F0	LIT AND B = 6	04621C00	0
00DC	51CC	0000	C0C0	006C	REGSTACK - 1 = CPCR	04622C00	0
00DD	2F3C	0000	0080	C06C	INPUT - 1 = CPCR	04623C00	0
00DE	4809	0F41	0C30	C0F0	BMAR L = BR1	04624C00	0
00DF	00C0	00C0	0090	C030	COMP 0 = SAR	04625C00	0
00E0	4809	0C41	2C70	00FC	B L = A2	04626C00	0
00E1	001C	0000	0C70	C0A0	COMP 16 = SAR; 1 = LIT	04627C00	0
00E2	4809	2F5C	C01C	C0FC	LIT OR BMAR = MAR2	04628C00	0
00E3	2F3C	0000	0A70	0060	INPUT - 1 = CPCR	04629C00	0
00E4	4809	CC5C	2030	00F0	A2 OR B = A2; BHI	04630C00	0
00E5	4809	CC5E	0090	C0FC	A2 - B = MIR; SET LC2	04631C00	0
00E6	78C9	C000	0090	00FC	IF ADV THEN SET LC1	04632C00	0
00E7	1E7C	00C0	0090	C060	CARRY - 1 = CPCR	04633C00	0
00E8	4F1C	0000	0090	C060	CHECKOV - 1 = CPCR	04634C00	0
00E9	49C9	00C0	0090	00F0	PMI; SET LC1	04635C00	0
00EA	20DC	0000	0090	0060	SETCCA - 1 = CPCR	04636C00	0
00EB	4809	00C0	0090	C0F0	BHI	04637C00	0
00EC	4809	0C40	8080	00F0	B R = MIR	04638C00	0
00ED	00C0	00C0	0C30	C020	15 = SAR	04639C00	0
00EE	4809	0C41	0B70	C0FC	B L = B	04640C00	0
00EF	4809	0C40	867C	00F0	B R = B	04641C00	0
00F0	4809	00C0	0C70	20F0	ASR	04642C00	0
00F1	4809	0F43	901C	C0FC	BMAR R = MAR2, A3	04643C00	0
00F2	C00C	0000	C090	C010	B = SAR	04644C00	0
00F3	2F50	00C0	0030	C06C	OUTPUT - 1 = CPCR	04645C00	0
00F4	4809	E00C	001C	C0FC	A3 OR 1 = MAR2	04646C00	0
00F5	4809	0C40	0C9C	00F0	B = MIR	04647C00	0
00F6	2F50	C0C0	0090	C060	OUTPUT - 1 = CPCR	04648C00	0
00F7	64EC	00C0	0090	C060	OPCODE - 1 = MPCR	04649C00	0
00F8	5F9C	00C0	0090	C060	OPCODE22: XFCODE - 1 = CPCR	04650C00	0
00F9	4809	C640	0C30	C0F0	A2 + AMPCR = AMPCR	04651C00	0
00FA	1720	00C0	0090	C0CC	OP22F - 1 = AMPCR	04652C00	0
00FB	4809	00C0	0C90	C0F0	STEP	04653C00	0
00FC	4824	C0C0	0090	C0F0	EXEC	04654C00	0
00FD	173C	C0C0	0C90	C040	OP22F: OP220 - 1 = MPCR	04655C00	0
00FE	174C	00C0	0C90	C040	OP221 - 1 = MPCR	04656C00	0
00FF	175C	00C0	0090	C040	OP222 - 1 = MPCR	04657C00	0
0100	176C	00C0	0C90	C040	OP223 - 1 = MPCR	04658C00	0
0101	2280	00C0	0C70	C060	CONTENTERA - 1 = CPCR	04659C00	0
0102	4809	0C41	2C70	C0F0	B L = A2	04660C00	0
0103	00FF	0000	C090	C0A0	COMP 16 = SAR; 15 = LIT	04661C00	0
0104	4809	E155	0B90	00FC	A3 AND LIT = B	04662C00	0
0105	51CC	00C0	0C70	C060	REGSTACK - 1 = CPCR	04663C00	0
0106	2F3C	00C0	C090	C060	INPUT - 1 = CPCR	04664C00	0
0107	4809	0C41	0B50	C0FC	B L = B	04665C00	0
0108	00C0	00C0	0C90	C020	COMP 16 = SAR	04666C00	0
0109	4809	CC40	0C90	C0FC	A2 + B = MIR	04667C00	0
010A	78C9	00C0	0090	C0F0	IF ADV THEN SET LC1	04668C00	0
010B	1E7C	00C0	0090	C060	CARRY - 1 = CPCR	04669C00	0
010C	4F1C	C0C0	0090	C060	CHECKOV - 1 = CPCR	04670C00	0



```

CE09 4809 E0C3 801C C0FC
CE0E 0C0C 00C3 00D0 C020
CE0F 4809 0C40 8830 C0FC
CE10 2F5C 00C0 0C30 C050
CE11 2C0C 00C3 00D0 C060
CE12 56E0 00C0 0030 C040

CE13 228C 00C0 00D0 C060
CE14 4809 0C41 2C3C 00FC
CE15 00FC 00C3 0030 C060
CE16 4809 E155 0820 C060
CE17 51C0 00C3 00D0 C06C
CE18 2F3C 00C3 00D0 C060
CE19 4809 0C41 C010 C0FC
CE1A 00C0 00C3 00D0 C030
CE1B 56E0 00C0 0C30 C06C
CE1C 4809 0C41 0830 C0FC
CE1D 0C0C 00C3 0030 C02C
CE1E 4809 0C40 0C30 C0FC
CE1F 78C9 00C0 0C30 C0FC
CE20 1E7C 00C3 00D0 C060
CE21 4F1C 00C3 0030 C060
CE22 4809 E0C3 801C C0FC
CE23 00C0 00C3 0030 C020
CE24 48C9 0C40 8830 C0FC
CE25 2F50 00C0 00D0 C060
CE26 20C0 00C3 0030 C060
CE27 56E0 00C0 0C30 C040

CE28 4809 2C55 083C C0FC
CE29 00FC 00C0 0C30 C060
CE2A 4809 0C52 0C30 C0FC
CE2B 5819 00C3 0C30 C0FC
CE2C 238C 00C0 0C30 C060
CE2D 4809 0C41 0830 C0FC
CE2E 00C0 00C3 0C30 C02C
CE2F 4809 EC5C 1C30 C0FC
CE30 6330 00C0 0C30 C060
CE31 4809 E0C3 801C C0FC
CE32 00C0 0C30 C0D0 C020
CE33 18C9 0C41 0C30 C0FC
CE34 4809 E0C3 0830 C0FC
CE35 228C 00C3 0030 C060
CE36 4809 0C41 2C30 C0FC
CE37 00C0 00C3 00D0 C02C
CE38 1809 0C40 0030 C0FC
CE39 78C9 00C0 0C30 C0FC
CE3A 1E7C 00C3 0030 C060
CE3B 4F10 00C3 0030 C060
CE3C 4809 00C3 00D0 C0FC
CE3D 1809 0C40 8830 C0FC
CE3E 00C0 00C0 0030 C02C
CE3F 2F5C 00C0 0C30 C060
CE40 2000 00C3 0030 C060

OP221:
A3 R = MAR2, BHI
16 = SAR
B R = MIR, B
EOUTPUT - 1 = CPCR
SEICCA - 1 = CPCR
OPCODE - 1 = MPCR

% ADDR OF R(A)
% SET THE CONDITION BITS
%
% TYPE RI TYPE 2 ADD, (R(A))+(Y*) ->
% R(A), SET CC, CARRY, AND OV BITS
% (R(A)) INTO B
% (R(A)) INTO MS WORD OF A2
% (R(H)) INTO B
% (Y*) INTO B
% (Y*) INTO MS WORD OF B
% ADDR OF R(A)
% WRITE NEW (R(A))
%
% TYPE RK ADD, (R(A))+(Y*) -> R(A)
% SET CC, CARRY AND OV BITS
%
LIT AND B = R
15 = LIT
C EQL B
IF TRUE THEN SKIP
CONTENTSPH - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTSPH - 1 = CPCR
R L = A2, BHI
COMP 16 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI
R R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SEICCA - 1 = CPCR

OP222:
LIT AND B = R
15 = LIT
C EQL B
IF TRUE THEN SKIP
CONTENTSPH - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTSPH - 1 = CPCR
R L = A2, BHI
COMP 16 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI
R R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SEICCA - 1 = CPCR
% SET THE CONDITION BITS

```

200

```

0E71 4809 2F5C 0C1C 00F0      LIT OR BHAR = MAR2
0E72 2F3C 0700 0000 0060      INPUT - 1 = CPCR
0E73 4809 CC5C 2000 00F0      A2 OR B = A2, BMI
0E74 4809 CC40 0C30 00F0      A2 + B = MIR
0E75 78C9 0000 0000 00F0      IF ADV THEN SET LCI
0E76 1E70 0000 0000 0060      CARRY - 1 = CPCR
0E77 4F1C 0000 0000 0060      CHECKOV - 1 = CPCR
0E78 49C9 0000 0000 00F0      BMI SET LCI
0E79 2000 0000 0000 0060      SEICCA - 1 = CPCR
0E7A 4809 0000 0000 00F0      BMI
0E7B 4809 0C41 2000 00F0      B L = A2
0E7C 0000 0000 0000 0020      COMP 16 = SAR
0E7D 4809 C0C0 8C3C 00F0      A2 R = MIR
0E7E 4809 0C40 8800 00F0      B R = B
0E7F 2F50 0000 0000 0060      EOUTPUT - 1 = CPCR
0E80 4809 C0C0 0000 20F0      ASR
0E81 4809 0F43 8C1C 00F0      PHAR R = MAR2
0E82 0000 0000 0000 001C      B = SAR
0E83 4809 CC40 0030 00F0      B = MIR
0E84 2F5C 0000 0000 0060      COUTPUT - 1 = CPCR
0E85 56E0 0000 0000 0040      OPCODE - 1 = MPCR

0P231:

0E86 2380 0000 0000 0060      CONTENTSRM - 1 = CPCR
0E87 4809 0C41 001C 00F0      B L = BR2
0E88 0000 0000 0000 0030      COMP 0 = SAR
0E89 60E0 0000 0000 0060      EMULIN - 1 = CPCR
0E8A 4809 0C41 2000 00F0      B L = A2
0E8B 0000 0000 0000 0020      COMP 16 = SAR
0E8C 4809 CF47 0C10 00F0      BHAR + 1 L = BR2
0E8D 0000 0000 0000 0030      COMP 0 = SAR
0E8E 60E0 0000 0000 0060      EMULIN - 1 = CPCR
0E8F 4809 CC5C 0C9C 00F0      A2 OR B = MIR
0E90 4809 E0C3 903C 00F0      A3 R = A3
0E91 8CFC 0000 0000 0080      Q = SAR, 15 = LIT
0E92 4809 E155 0E70 00F0      A3 AND LIT = B
0E93 51C0 0000 0000 0060      REGSTACK - 1 = CPCR
0E94 4809 0F41 002C 00F0      BHAR L = BMI
0E95 0000 0000 0000 003C      COMP 0 = SAR
0E96 2F3C 0000 0000 0060      INPUT - 1 = CPCR
0E97 4809 0C41 2000 00F0      R L = A2
0E98 0010 0000 0000 004C      COMP 16 = SAR, 1 = LIT
0E99 4809 2F5C 001C 00F0      LIT OR BHAR = MAR2
0E9A 2F30 0000 0000 0060      INPUT - 1 = CPCR
0E9B 4809 CC5C 2000 00F0      A2 OR B = A2, BMI
0E9C 48C9 CC40 0C30 00F0      A2 + B = MIR
0E9D 78C9 0000 0000 00F0      IF ADV THEN SET LCI
0E9E 1E70 0000 0000 0060      CARRY - 1 = CPCR
0E9F 4F1C 0000 0000 0060      CHECKOV - 1 = CPCR
0EA0 49C9 0000 0000 00F0      BMI SET LCI
0EA1 2000 0000 0000 0060      SEICCA - 1 = CPCR
0EA2 4809 0000 0000 00F0      BMI
0EA3 4809 0C41 2000 00F0      B L = A2
0EA4 0000 0000 0000 0020      COMP 16 = SAR
0EA5 4809 C0C0 8800 00F0      A2 R = MIR
0EA6 4809 CC40 0030 00F0      B R = B
0EA7 2F5C 0000 0000 0060      EOUTPUT - 1 = CPCR

04798000 D      X (R(A+1))
04799000 D      X (R(A+1)) INTO B
04800000 D      X A2 = (R(A))/(R(A+1))
04801000 L      X PERFORM ADDITION
04802000 D
04803000 D
04804000 C
04805000 D
04806000 D
04807000 D
04808000 D
04809000 D
04810000 D
04811000 D
04812000 D
04813000 D
04814000 D
04815000 D
04816000 C
04817000 D
04818000 D
04819000 D
04820000 D
04821000 D
04822000 D
04823000 D
04824000 D
04825000 D
04826000 D
04827000 C
04828000 C
04829000 D
04830000 D
04831000 D
04832000 D
04833000 D
04834000 D
04835000 D
04836000 D
04837000 D
04838000 D
04839000 D
04840000 D
04841000 D
04842000 D
04843000 C
04844000 D
04845000 D
04846000 D
04847000 D
04848000 D
04849000 D
04850000 D
04851000 D
04852000 D
04853000 D
04854000 D
04855000 D
04856000 D
04857000 C

04858000 D      X NEW (R(A+1))
04859000 D      X WRITE NEW (R(A+1))

```

CEA8 4809 0000 0000 20F0  
CEA9 4809 0F43 8C1C 00FC  
CEAA 0000 0000 0000 0010  
CEAB 4809 0C40 0090 00FC  
CEAC 2F50 0000 0000 0060  
CEAD 56E0 0000 0000 0040

CEAE 5700 0000 0000 0060  
CEAF 4809 CC41 0010 00F0  
CEB0 0000 0000 0000 0030  
CEB1 50E0 0000 0000 0060  
CEB2 4809 CC41 2000 00F0  
CEB3 0000 0000 0000 0020  
CEB4 4809 0F47 0010 00F0  
CEB5 0000 0000 0000 0030  
CEB6 50E0 0000 0000 0060  
CEB7 4809 CC5C 0000 00F0  
CEB8 4809 E000 0000 00F0  
CEB9 80FC 0000 0000 0000  
CEBA 4809 2C55 0000 00F0  
CEBB 5100 0000 0000 0060  
CEBC 4809 0F41 0020 00F0  
CEBD 0000 0000 0000 0030  
CEBE 2F30 0000 0000 0060  
CEBF 4809 CC41 2000 00F0  
CEC0 0010 0000 0000 0040  
CEC1 4809 2F5C 0010 00F0  
CEC2 2F30 0000 0000 0060  
CEC3 4809 CC5C 2000 00F0  
CEC4 4809 CC40 0030 00F0  
CEC5 78C9 0000 0000 00F0  
CEC6 1E70 0000 0000 0060  
CEC7 4E10 0000 0000 0060  
CEC8 49C9 0000 0000 00F0  
CEC9 2000 0000 0000 0060  
CECA 4809 0000 0000 00F0  
CECB 4809 CC41 2000 00F0  
CECC 0000 0000 0000 0020  
CECD 4809 CC40 0030 00F0  
CECE 4809 CC03 8C30 10F0  
CED0 4809 0000 0000 0060  
CED1 4809 0F43 8C1C 20F0  
CED2 0000 0000 0000 0010  
CED3 4809 0C40 0030 00F0  
CED4 2F50 0000 0000 0060  
CED5 56E0 0000 0000 0040

CEDE 5F90 0000 0000 0060  
CEDF 4809 C643 0C1C 00FC  
CEEB 1780 0000 0000 0060  
CEEC 4809 0000 0000 00F0  
CEED 4824 0000 0000 00F0  
CEEB 17C0 0000 0000 0040

OP233:

ASR  
RMAR R = MAR2  
B = SAR  
B = MIR  
EOUTPUT - 1 = CPCR  
OPCODE - 1 = MPCR

% REF BR1

% WRITE NEW (R(A))

% TYPE RX ADD DOUBLE, (R(A), R(A+1)) +  
% (Y+1) INTO R(A), R(A+1)  
% SET CC, CARRY AND OV BITS  
% ADDR OF Y INTO B

% (Y) INTO B  
% (Y) INTO MS WORD OF A2

% (Y+1) INTO B  
% MIR = (Y)/(Y+1)

% TEMP STORAGE OF R(A)

% (R(A)) INTO B  
% (R(A)) INTO PS WORD OF A2

% R(A+1)  
% (R(A+1)) INTO B  
% A2 = (R(A))/(R(A+1))  
% PERFORM THE ADDITION

% SET THE CONDITION BITS

% (R(A+1))  
% WRITE NEW (R(A+1))  
% REF BR1

% (R(A))

% \*F\* INTO A2

OP240 - 1 = MPCR

OP24F: OP240 - 1 = MPCR

04858C00 D  
04859C00 D  
04860C00 D  
04861C00 D  
04862C00 D  
04863C00 D  
04864C00 D  
04865C00 D  
04866C00 D  
04867C00 D  
04868C00 D  
04869C00 D  
04870C00 D  
04871C00 D  
04872C00 D  
04873C00 D  
04874C00 D  
04875C00 D  
04876C00 D  
04877C00 D  
04878C00 D  
04879C00 D  
04880C00 D  
04881C00 D  
04882C00 D  
04883C00 D  
04884C00 D  
04885C00 D  
04886C00 D  
04887C00 D  
04888C00 D  
04889C00 D  
04890C00 D  
04891C00 D  
04892C00 D  
04893C00 D  
04894C00 D  
04895C00 D  
04896C00 D  
04897C00 D  
04898C00 D  
04899C00 D  
04900C00 D  
04901C00 D  
04902C00 D  
04903C00 D  
04904C00 D  
04905C00 D  
04906C00 D  
04907C00 D  
04908C00 D  
04909C00 D  
04910C00 D  
04911C00 D  
04912C00 D  
04913C00 D  
04914C00 D  
04915C00 D  
04916C00 D  
04917C00 D



0EDC 1700 0003 0000 0040	0P241 - 1 = MPCR	C4918C00 D
0EDD 17EC 0003 0000 0040	0P242 - 1 = MPCR	C4919C00 D
0EDE 17FC 0003 0000 0040	0P243 - 1 = MPCR	C4920C00 D
		C4921C00 D
0EDF 238C 0003 0000 0060	% TYPE RR COMPARE, (R(A));(R(H))	C4922C00 D
0EE0 4809 0003 0000 0060	% SET CC, CARRY AND OV BITS	C4923C00 D
0EE1 4809 0003 0000 0060	% (R(H)) INTO B	C4924C00 D
0EE2 228C 0003 0000 0060	% TEMP STORAGE OF (R(H))	C4925C00 D
0EE3 4809 0003 0000 0060	A3 = R	C4926C00 D
0EE4 0000 0003 0000 0060	CONTENTISRA - 1 = CPCR	C4927C00 D
0EE5 4809 0003 0000 0060	B L = A2, BHI	C4928C00 D
0EE6 2000 0003 0000 0060	COMP 16 = SAR	C4929C00 D
0EE7 4809 0003 0000 0060	B L = B, MIR	C4930C00 D
0EE8 4849 0003 0000 0060	SETCC - 1 = CPCR	C4931C00 D
0EE9 78C9 0003 0000 0060	BHI	C4932C00 D
0EEA 1E7C 0003 0000 0060	A2 - B = MIR; SET LC2	C4933C00 D
0EEB 4F1C 0003 0000 0060	IF ADV THEN SET LC1	C4934C00 D
0EEC 66EC 0003 0000 0060	CARRY - 1 = CPCR	C4935C00 D
	CHECKOV - 1 = CPCR	C4936C00 D
	OPCODE - 1 = MPCR	C4937C00 D
		C4938C00 D
		C4939C00 D
		C4940C00 D
0EF0 228C 0003 0000 0060	% MI TYPE 2 COMPARE, (R(A));(Y*)	C4941C00 D
0EF1 4809 0003 0000 0060	% SET CC, CARRY AND OV BITS	C4942C00 D
0EF2 238C 0003 0000 0060	% (R(A)) INTO B	C4943C00 D
0EF3 4809 0003 0000 0060	% TEMP STORAGE OF (R(A))	C4944C00 D
0EF4 0000 0003 0000 0060	B L = B2, BHI	C4945C00 D
0EF5 4809 0003 0000 0060	COMP 8 = SAR	C4946C00 D
0EF6 2000 0003 0000 0060	P L = A2	C4947C00 D
0EF7 4809 0003 0000 0060	COMP 16 = SAR	C4948C00 D
0EF8 4809 0003 0000 0060	EMULIN - 1 = CPCR	C4949C00 D
0EF9 4849 0003 0000 0060	P L = B, MIR	C4950C00 D
0EFA 78C9 0003 0000 0060	COMP 16 = SAR	C4951C00 D
0EFB 1E7C 0003 0000 0060	SETCC - 1 = CPCR	C4952C00 D
0EFC 4F1C 0003 0000 0060	BHI	C4953C00 D
0EFD 66EC 0003 0000 0060	A2 - B = MIR; SET LC2	C4954C00 D
	IF ADV THEN SET LC1	C4955C00 D
	CARRY - 1 = CPCR	C4956C00 D
	CHECKOV - 1 = CPCR	C4957C00 D
	OPCODE - 1 = MPCR	C4958C00 D
		C4959C00 D
		C4960C00 D
0EFE 4809 2C55 0820 0060	% TYPE RK COMPARE, (R(A));Y	C4961C00 D
0EFF 0000 0003 0000 0060	% SET CC, CARRY AND OV BITS	C4962C00 D
0F00 4809 0003 0000 0060	11T AND P = B	C4963C00 D
0F01 5819 0003 0000 0060	15 = LIT	C4964C00 D
0F02 238C 0003 0000 0060	G EQL B	C4965C00 D
0F03 4809 0003 0000 0060	IF TRUE THEN SKIP	C4966C00 D
0F04 0000 0003 0000 0060	CONTENTISRM - 1 = CPCR	C4967C00 D
0F05 4809 0003 0000 0060	B L = B	C4968C00 D
0F06 533C 0003 0000 0060	COMP 16 = SAR	C4969C00 D
0F07 4809 0003 0000 0060	A3 OR B = A3	C4970C00 D
0F08 0000 0003 0000 0060	IFETCH - 1 = CPCR	C4971C00 D
0F09 4809 0003 0000 0060	A3 R = A2	C4972C00 D
0F0A 4809 0003 0000 0060	16 = SAR	C4973C00 D
0F0B 228C 0003 0000 0060	A2 + B L = MIR	C4974C00 D
0F0C 4809 0003 0000 0060	A3 = B	C4975C00 D
	CONTENTISRA - 1 = CPCR	C4976C00 D
	B L = A2, BHI	C4977C00 D

204

[illegible]

```

05098000 D
05099000 D
05100000 D
05101000 D
05102000 D
05103000 D
05104000 D
05105000 D
05106000 D
05107000 D
05108000 D
05109000 D
05110000 D
05111000 D
05112000 D
05113000 D
05114000 D
05115000 D
05116000 D
05117000 D
05118000 D
05119000 D
05120000 D
05121000 D
05122000 D
05123000 D
05124000 D
05125000 D
05126000 D
05127000 D
05128000 D
05129000 D
05130000 D
05131000 D
05132000 D
05133000 D
05134000 D
05135000 D
05136000 D
05137000 D
05138000 D
05139000 D
05140000 D
05141000 D
05142000 D
05143000 D
05144000 D
05145000 D
05146000 D
05147000 D
05148000 D
05149000 D
05150000 D
05151000 D
05152000 D
05153000 D
05154000 D
05155000 D
05156000 D
05157000 D

COMP B = SAR
EYULIN - 1 = CPCR
A2 OR B = MIR
A3 R = A3
R = SAR/ 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
E L = A2
COMP 16 = SAR / 1 = LIT
LIT OR BHAR = MAK2
EINPUT - 1 = CPCR
A2 OR B = A2, BHI
SETCC - 1 = CPCR
RMI
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCH

OPCODE261: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP26F - 1 = AMPCR
STEP
EXEC
OP26F:
OP260 - 1 = HPCR
OP261 - 1 = HPCR
OP262 - 1 = HPCR
OP263 - 1 = HPCR

OP260:
B R = B
4 = SAR/ 15 = LIT
LIT AND B = R
REGSTACK - 1 = CPCR
BHAR L = BHI
COMP B = SAR
BHAR + 1 = 0
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
MULT - 1 = CPCR
A3 = B
SETCCA - 1 = CPCR
A3 R = MIR
16 = SAR
ASR
BHAR R = MAR2
E = SAR
EOUTPUT - 1 = CPCR
BHAR + 1 = B

% (Y+1) INTO B
% MIR = (Y)/(Y+1)
% ISOLATE "A"
% (RCA)) INTO E
% (RCA)) INTO PS WORD OF A2
% (RCA+1)) INTO B
% (RCA+1)) INTO B
% A2 = (R(A))/(R(A+1))
% SET THE CONDITION BITS
% RR TYPE MULTIPLY (REGISTER)
% (R(A+1)) X (R(H)) = R(A),R(A+1), SET CC05133000 D
% ISOLATE "A"
% TEMP STORAGE
% (RCA+1)
% (RCA+1) INTO MAR2
% (RCA+1) INTO B
% (RCA+1) INTO B
% ISOLATE "H"
% (R(H)) INTO MAR2
% (R(H)) INTO E
% MULT (R(A+1)) X (R(H))
% PRODUCT IN A3
% SET THE CONDITION BITS
% (RCA)
% REF ERI
% R(A)
% R(A+1)

```



207

208

100F	5F9C 0F0C 000C C060	OPCODE27: XFCODE - 1 = CPCR	% "F" INTO A2	05278C00 C
1010	4809 C840 C080 00F0	A2 + AMPCR = AMPCR		05279C00 D
1011	1890 080C 0F0C C0C0	OP27F - 1 = AMPCR		05280C00 D
1012	4809 080C 0C00 00F0	STEP		05281C00 D
1013	4824 0C0C 000C 00F0	EXEC		05282C00 D
1014	18A0 080C 000C C040	OP27F: OP270 - 1 = MPCR		05283C00 D
1015	1890 080C 000C C040	OP271 - 1 = MPCR		05284C00 D
1016	18CC 080C 0C0C C040	OP272 - 1 = MPCR		05285C00 D
1017	180C 080C 0C70 C040	OP273 - 1 = MPCR		05286C00 D
1018	4809 0C40 8B3C 00F0	B R = B		05287C00 C
1019	80FC CFC0 0C00 0080	q = SAR; 15 = LIT		05288C00 D
101A	4809 2C55 0830 C0FC	LIT AND B = B		05289C00 D
101B	51CC 080C C050 0060	REGSTACK - 1 = CPCR		05290C00 D
101C	4809 0F41 0C20 00F0	BHAR L = BR1		05291C00 C
101D	0C0C 00C3 0C00 C03C	COMP 8 = SAR		05292C00 D
101E	2F30 000C 0000 0060	INPUT - 1 = CPCR		05293C00 D
101F	4809 0C41 200C 00F0	R L = A2		05294C00 D
1020	0C0C 0C0C 0000 0020	COMP 16 = SAR		05295C00 D
1021	4809 CF46 0B3C 00F0	BHAR + 1 = B		05296C00 D
1022	51CC 000C 000C 0060	REGSTACK - 1 = CPCR		05297C00 F
1023	2F30 000C 0000 0060	INPUT - 1 = CPCR		05298C00 D
1024	4809 CC5C 2000 C0FC	A2 OR B = A2		05299C00 C
1025	4809 E155 0B30 C0FC	A3 AND LIT = B		05300C00 D
1026	00FC 0C0C 000C 00EC	15 = LIT		05301C00 D
1027	51CC 000C 000C C06C	REGSTACK - 1 = CPCR		05302C00 D
1028	2F30 0C0C 0C30 006C	INPUT - 1 = CPCR		05303C00 D
1029	49C9 0C41 0B3C 00F0	P L = B; SET LC1		05304C00 D
102A	000C 000C 0000 0020	COMP 16 = SAR		05305C00 D
102B	240C 000C 000C C060	DIV - 1 = CPCR		05306C00 D
102C	280C 000C 0000 00F0	IF LC1 THEN SET LC1; STEP ELSE SKIP; % CHECK FOR OVERFLOW		05307C00 D
102D	50AC 000C 0000 0060	SETOVBIT - 1 = CPCR		05308C00 D
102E	2819 000C C05C 00FC	IF LC1 THEN SKIP		05309C00 D
102F	5050 000C 000C C060	CLEAROV - 1 = CPCR		05310C00 D
1030	1809 E0C3 0E70 00FC	A3 = B		05311C00 D
1031	1809 C0C0 C030 00F0	A2 = MIR		05312C00 D
1032	200C 00C3 0C30 C020	SETCCA - 1 = CPCR		05313C00 D
1033	1809 0C0C 0C5C 20FC	ASR		05314C00 D
1034	1809 0F43 8C1C 00FC	DHAR R = MAR2		05315C00 D
1035	0000 000C 0F7C 0C10	R = SAR		05316C00 D
1036	2F5C 000C 0C0C C060	EOUTPUT - 1 = CPCR		05317C00 C
1037	1809 0C0C 0C00 24F0	ASE		05318C00 D
1038	1809 0F45 0B0C C0F0	BHAR + 1 = B		05319C00 D
1039	51CC 0C0C 0000 C060	REGSTACK - 1 = CPCR		05320C00 D
103A	1809 E0C3 003C 00F0	A3 = MIR		05321C00 D
103B	2F5C 000C 0C0C 0060	EOUTPUT - 1 = CPCR		05322C00 D
103C	560C 000C 0C00 0040	OPCODE - 1 = MPCR		05323C00 D
103D	1809 0C40 8B3C C0F0			05324C00 D
103E	80FC 000C C000 0080			05325C00 D
103F	4809 2C55 0B30 C0FC			05326C00 D
				05327C00 D
				05328C00 C
				05329C00 D
				05330C00 D
				05331C00 D
				05332C00 D
				05333C00 D
				05334C00 D
				05335C00 D
				05336C00 D
				05337C00 D

```

1040 3100 0000 0030 0060
1041 4809 0F41 0030 00F0
1042 0000 0000 0000 0030
1043 2F3C 0000 0000 0060
1044 4809 0C41 2030 00F0
1045 0000 0000 0000 0020
1046 4809 0F45 0830 00F0
1047 3100 0000 0000 0060
1048 2F3C 0000 0000 0060
1049 4809 0C5C 2030 00F0
104A 4809 0F55 0830 00F0
104B 0000 0000 0000 00E0
104C 3100 0000 0000 0060
104D 2F3C 0000 0000 0060
104E 4809 0C41 001C 00F0
104F 0000 0000 0000 0030
1050 5000 0000 0000 0060
1051 4909 0C41 0830 00F0
1052 0000 0000 0000 0020
1053 240C 0000 0000 0060
1054 280C 0000 0000 00F0
1055 504C 0000 0000 0060
1056 2819 0000 0000 00F0
1057 5050 0000 0000 0060
1058 4809 0C00 0000 00F0
1059 4809 0C00 083C 00F0
105A 2000 0000 0000 0060
105B 4809 0C00 0000 20F0
105C 4809 0F43 8C1C 00F0
105D 0000 0000 0000 001C
105E 2F5F 0000 0000 0060
105F 4809 0C00 0030 00F0
1060 4809 0F46 083C 00F0
1061 3100 0000 0000 0060
1062 2F5C 0000 0000 0060
1063 560F 0000 0000 0040

1064 4809 0F55 0800 00F0
1065 0000 0000 0000 00E0
1066 4809 0C52 0000 00F0
1067 6819 0000 0000 00F0
1068 238C 0000 0000 0060
1069 4809 0C41 0000 00F0
106A 0000 0000 0000 0020
106B 4809 0C5C 1000 00F0
106C 6330 0000 0000 0060
106D 4809 0C00 0000 00F0
106E 0000 0000 0000 0020
106F 4809 0C41 0000 00F0
1070 4809 0C01 1000 00F0
1071 4809 0000 9070 00F0
1072 4809 0C5C 1000 00F0
1073 4809 0C00 8000 00F0
1074 30FC 0000 0000 0080
1075 4809 2C55 0800 00F0
1076 3100 0000 0000 0060

* TEMP STORAGE
* (R(A)) INTO B
* R(A+1)
* P(A+1) INTO PAR2
* (R(A+1)) INTO B
* A2 = (R(A))/(R(A+1))
* ISOLATE "H"
* Y* INTO E
* (Y*) INTO B
* LEFT JUSTIFY (Y*)
* (R(A))/(R(A+1))/(Y*)
* STEF ELSE SKIP * CHECK FOR OVERFLOW
* SET THE OV BIT
* CLEAR THE OV BIT
* REMAINDER INTO MIR
* QUOTIENT INTO B
* SET THE CONDITION BITS
* REF R1
* R(A)
* R(A+1)
* K(A+1) INTO PAR2
*
* TYPE RK DIVIDE (CONSTANT)
* (R(A))/(R(A+1))/(Y = R(A+1)), REMAINDER
* INTO R(A), SET CC AND OV
* ISOLATE "M"
* CHECK FOR M = 0
* (R(K)) INTO B
* A3 = (R(P))/INSTRUCTION
* "Y" INTO B
* (R(H)) INTO A2
* Y INTO ME WORD OF B
* CLEAR UHW OF A3
* A3 = Y/INSTRUCTION
* ISOLATE "A"

```

0P272:

```

REGSTACK - 1 = CPCR
BHAR L = BR1
COMP 8 = SAR
ENULIN - 1 = CPCR
B L = B/ SET LC1
COMP 16 = SAR
DIV - 1 = CPCR
IF LC1 THEN SET LC1
SETDVBIT - 1 = CPCR
IF LC1 THEN SKIP
CLEAROV - 1 = CPCR
A2 = MIR
A1 = B
SEICCA - 1 = CPCR
ASR
BHAR R = MAR2
E = SAR
EOUTPUT - 1 = CPCR
A3 = MIR
BHAR + 1 = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
A3 AND LIT = B
15 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENTS - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = B
A3 L = A3
A3 R = A3
A3 OR B = A3
A3 R = B
q = SAR/ 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR

```





```

1AF 4809 C0C0 0030 20FC
1B0 4809 0F43 801C C0F0
1B1 0000 C0C0 0030 0010
1B2 2F5C 00C0 0030 C060
1B3 4809 0F45 8030 C0F0
1B4 51C0 00C0 0030 0060
1B5 4809 E0C0 0030 00FC
1B6 2F50 00C0 C030 C060
1B7 56EC 00C0 0030 C040

1B8 5F90 00C0 0030 C060
1B9 4809 C640 0030 00F0
1BA 18EC 00C0 0030 C0CC
1BB 4809 0000 0030 00FC
1BC 4824 00C0 0030 00FC

1BD 18FC 00C0 C030 C040
1BE 190C 00C0 0030 C040
1BF 191C 00C0 0030 004C
1C0 1920 00C0 0030 0040

1C1 228C C0C0 0030 0060
1C2 4809 C040 0030 C0FC
1C3 2380 00C0 0030 0060
1C4 4809 C040 2030 00FC
1C5 4809 C056 0030 C0FC
1C6 4809 E0C0 0030 C0FC
1C7 0000 00C0 0030 0020
1C8 2F50 00C0 0030 C060
1C9 20C0 00C0 0030 C060
1CA 66EC C0C0 0030 C040

1CB 238C 00C0 0030 C060
1CC 4809 C041 0030 C0FC
1CD 00C0 00C0 0030 C030
1CE 60EC 00C0 0030 C060
1CF 4809 C040 0030 C0FC
1D0 4809 E0C0 0030 C0FC
1D1 2280 00C0 0030 C060
1D2 4809 C040 2030 C0FC
1D3 4809 C056 0030 00FC
1D4 2F5C 00C0 0030 C060
1D5 20C0 00C0 0030 C060
1D6 56EC 00C0 0030 C040

1D7 4809 2C56 0030 00FC
1D8 00C0 00C0 0030 C0FC
1D9 4809 0C52 0030 C0FC
1DA 5819 00C0 0030 00FC
1DB 238C 00C0 0030 C060

A2 = MIR, ASR
B MAR R = MAR2
B = SAR
F OUTPUT - 1 = CPCR
B MAR + 1 = B
REGSTACK - 1 = CPCR
A3 = MIR
F OUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE30: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP30F - 1 = AMPCR
STEP
EXEC

OP30F: OP300 - 1 = MPCR
OP301 - 1 = MPCR
OP302 - 1 = MPCR
OP303 - 1 = MPCR

OP300:
CONTENTSRA - 1 = CPCR
B = MIR
CONTENTSRA - 1 = CPCR
B = A2, BHI
A2 AND B = MIR, P
A3 R = MAR2
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP301:
CONTENTSRA - 1 = CPCR
B L = BR2
COMP B = SAR
EOUTPUT - 1 = CPCR
B = MIR
A3 = B
CONTENTSRA - 1 = CPCR
B = A2, BHI
A2 AND B = MIR, P
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP302:
LIT AND B = 0
15 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENTSRA - 1 = CPCR
% (R(K)) INTO B

% REMAINDER INTO MIR
% R(A)
% QUOTIENT INTO R(A+1)
% R(A+1)
% R(A+1) INTO MAR2
% QUOTIENT INTO MIR
%
% "F" INTO A2
% TYPE RR AND (REGISTER)
% (R(A)) AND (R(H)) = R(A), SET CC
% USED AS TEMP
% (R(H)) INTO B
% R(A)
% SET THE CONDITION BITS
%
% RI TYPE 2 AND (INDIRECT)
% (R(A)) AND (Y*) = R(A), SET CC
% (Y*) INTO B
% (Y*) INTO B
% (R(A)) INTO B
% SET THE CONDITION BITS
%
% TYPE RK AND (CONSTANT)
% (R(A)) AND Y = R(A), SET CC
% ISOLATE "H"
% CHECK FOR H = 0
% (R(K)) INTO B

```

213

214



215

216

```

1199 3100 0000 0000 0000
119A 4809 0F41 0070 00FC
119B 0000 0000 0030 0030
119C 4809 0F45 0030 00FC
119D 3100 0000 0000 0000
119E 2F30 0000 0000 0000
119F 4809 0C40 2000 00FC
11A0 4809 0C56 0030 00FC
11A1 4809 0C00 0000 20FC
11A2 4809 0F43 801C 00FC
11A3 0000 0000 0000 001C
11A4 2F30 0000 0000 0000
11A5 4809 0C40 2030 00FC
11A6 4809 0C5C 0030 00FC
11A7 2F50 0000 0030 0000
11A8 2000 0000 0000 0000
11A9 5600 0000 0000 0040

11AA 4809 2C56 0030 00FC
11AB 0000 0000 0030 0000
11AC 4809 0C52 0070 00FC
11AD 6819 0000 0000 00FC
11AE 2300 0000 0000 0000
11AF 4809 0C41 0030 00FC
11B0 0000 0000 0000 0000
11B1 4809 0C5C 1000 00FC
11B2 633C 0000 0000 0000
11B3 4809 0C00 0000 0000
11B4 0000 0000 0000 0000
11B5 4809 0C40 0000 0000
11B6 4809 0000 8000 0000
11B7 8000 0000 0000 0000
11B8 4809 2C55 0000 00FC
11B9 3100 0000 0000 0000
11BA 4809 0F41 0030 00FC
11BB 0000 0000 0000 0030
11BC 4809 0F46 0030 00FC
11BD 3100 0000 0000 0000
11BE 2F30 0000 0000 0000
11BF 4809 0C40 2070 00FC
11C0 4809 0C56 0030 00FC
11C1 4809 0000 0000 20FC
11C2 4809 0F43 801C 00FC
11C3 0000 0000 0000 0010
11C4 2F30 0000 0000 0000
11C5 4809 0C40 2030 00FC
11C6 4809 0C5C 0030 0000
11C7 2F50 0000 0000 0000
11C8 2000 0000 0000 0000
11C9 5600 0000 0000 0040

11CA 5700 0000 0000 0000
11CB 4809 0C41 0010 00FC
11CC 0000 0000 0000 0030

REGSTACK - 1 = CPCR
BHAR L = BR1
COMP 8 = SAR
BHAR + 1 = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
B = A2, BH1
A2 AND B = MIR
ASR
BHAR R = MAR2
B = SAR
INPUT - 1 = CPCR
B = A2, BH1
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIP
CONTENTSIRH - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = MIR
A3 R = B
4 = SAR, 15 = LIT
LIT AND B = P
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP 8 = SAR
BHAR + 1 = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
B = A2, BH1
A2 AND B = MIR
ASR
BHAR R = MAR2
B = SAR
INPUT - 1 = CPCR
B = A2, BH1
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

RANFIELD - 1 = CPCR
P L = BR2
COMP 8 = SAR

X R(A) INTO MAR2
X TEMP STORAGE
X R(A+1)
X R(A+1) INTO MAR2
X (R(A+1)) INTO B
X (R(A+1)) AND (Y*)
X REFERENCE BR1
X R(A)
X (R(A)) INTO B
X SET THE CONDITION BITS
X
X RK TYPE MASKED SUBSTITUTE (CONSTANT)
X IF (R(A+1))N= 1, YN INTO R(A), SET CC
X ISOLATE "H"
X CHECK FOR M = 0
X (R(M)) INTO B
X A3 = (R(P))/INSTRUCTION
X "Y" INTO B
X (R(M)) INTO A2
X Y INTO MIR
X ISOLATE "A"
X R(A) INTO MAR2
X TEMP STORAGE
X R(A+1)
X R(A+1) INTO MAR2
X (R(A+1)) INTO B
X (R(A+1)) AND Y
X REFERENCE ER1
X R(A)
X (R(A)) INTO B
X SET THE CONDITION BITS
X
X RX TYPE MASKED SUBSTITUTE
X IF (R(A+1))N= 1, (YN INTO R(A), SET CC)
X Y INTO B

```

```

11C0 50EC 0CC3 0020 0060
11CE 4809 0C40 0030 00F0
11CF 4809 EEC0 8030 00F0
11D0 80FC 0000 0000 0080
11D1 4809 2C55 00C0 00F0
11D2 51CC 0000 0000 0060
11D3 4809 0F41 0030 00F0
11D4 0000 0000 0000 0030
11D5 4809 0F45 0030 00FC
11D6 51CC 0000 0000 0060
11D7 2F30 0000 0000 0060
11D8 4809 0C40 2030 00F0
11D9 4809 CC56 0030 00F0
11DA 4809 0000 0000 20F0
11DB 4809 0F43 8030 00FC
11DC 0000 0000 0000 0010
11DD 2F30 0000 0000 0060
11DE 4809 0C40 2030 00F0
11DF 4809 CC5C 0030 00F0
11E0 2F30 0000 0000 0060
11E1 2000 0000 0000 0060
11E2 56E0 0000 0000 0040

11E3 5F9C 0000 0000 0060
11E4 4809 0C40 0030 00F0
11E5 1A20 0000 0000 00C0
11E6 4809 0000 0000 00F0
11E7 4824 0000 0000 00F0

11E8 1A3C 0000 0000 0040
11E9 1A4C 0000 0000 0040
11EA 1A5C 0000 0000 0040
11EB 1A60 0000 0000 0040

11EC 238C 0000 0000 0060
11ED 4809 0C40 0030 00F0
11EE 4809 EEC0 8030 00F0
11EF 80FC 0000 0000 0080
11F0 4809 2C55 00C0 00FC
11F1 51CC 0000 0000 0060
11F2 2F30 0000 0000 0060
11F3 4809 0C40 2030 00F0
11F4 4809 0F46 0030 00F0
11F5 51CC 0000 0000 0060
11F6 2F30 0000 0000 0060
11F7 4809 CC56 2000 00F0
11F8 4809 0C40 1030 00F0
11F9 4809 EC56 0030 00F0
11FA 2000 0000 0000 0060
11FB 66E0 0000 0000 0040

OPCODE34: XFCODE - 1 = CPCR
B = MIR
A3 R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
BMAR L = BR1
COMP B = SAR
BMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2, BHI
A2 AND B = MIR
ASR
BMAR R = MAR2
B = SAR
EINPUT - 1 = CPCR
B = A2, BHI
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE34: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP34F - 1 = AMPCR
STEP
EXEC
OP34F: OP340 - 1 = MPCR
OP341 - 1 = MPCR
OP342 - 1 = MPCR
OP343 - 1 = MPCR

OP340:
CONTENISRM - 1 = CPCR
D = MIR
A3 R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
BMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 AND B = A2
B = A3, BHI
A3 AND B = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR

X (Y) INTO B
X TEMP STORAGE
X ISOLATE "A"
X (RA) INTO MAR2
X TEMP STORAGE
X (RA+1)
X (RA+1) INTO MAR2
X (RA+1) INTO B
X (RA+1) AND (Y)
X REFERENCE BR1
X (RA) INTO D
X SET THE CONDITION BITS
X "F" INTO A2
X TYPE RR COMPARE MASKED (REGISTER)
X (RA) AND (RA+1) : (RM) AND
X (RA+1), SET CC
X (RA+1) INTO B
X TEMP STORAGE
X ISOLATE "A"
X (RA) INTO P
X (RA+1)
X (RA+1) INTO MAR2
X (RA+1) INTO B
X (RA) AND (RA+1)
X (RM) AND (RA+1)
X SET THE (CONDITION BITS)
X
X RI TYPE 2 COMPARE MASKED (INDIRECT)
X (RA) AND (RA+1) : (Y) AND (RA+1)
X AND SET CC

```





```

122E 4809 E003 8B70 00FC
122F 480F 00C3 0000 0080
1230 4809 2056 0800 00C0
1231 5100 00C3 0000 00C0
1232 2F30 00C3 0000 0080
1233 4809 00C0 2000 00C0
1234 4809 00C0 0000 00C0
1235 5100 0000 0000 00C0
1236 2F30 0000 0000 00C0
1237 4809 C056 2000 00C0
1238 4809 C040 1070 00C0
1239 4809 EC56 0F00 00C0
123A 2000 0000 0000 00C0
123B 5600 0003 0000 00C0

123C 3F90 0000 0000 0060
123D 4809 C640 0040 00C0
123E 1A70 0000 0000 00C0
123F 4809 0003 0000 00C0
1240 4824 0000 0000 00C0

1241 1A80 0000 0000 0040
1242 1A90 0000 0000 0040
1243 1A8C 0003 0000 0040
1244 1A80 0000 0000 0040

1245 4809 2056 0000 00FC
1246 30FC 0000 0000 0080
1247 4809 C052 0000 00C0
1248 5008 0000 0000 00C0
1249 3000 0000 0000 0040
124A 4809 E003 8B70 00FC
124B 4809 2056 0800 00C0
124C 4809 C052 0000 00C0
124D 5008 0000 0000 00C0
124E 3000 0000 0000 0040
124F 4809 2003 0000 00C0
1250 A320 0000 0000 0080
1251 2F30 0000 0000 00C0
1252 4809 C040 2000 00C0
1253 4809 C041 0000 00C0
1254 A000 0000 0000 00C0
1255 4809 C040 8000 00C0
1256 0000 0000 0000 00C0
1257 4809 EC5C 1000 00C0
1258 4809 C000 0000 00C0
1259 5008 0000 0000 00C0
125A 3670 0000 0000 0040
125B 364F C003 0000 0040

125C 2380 0000 0000 0060
125D 4809 0001 0000 00C0

A3 R = B
4 = SARP 15 = LIT
LIT AND B = B
PEGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
B = A2
BMR + 1 = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
A2 AND B = A2
B = A3, BMR
A3 AND B = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE35: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP35F - 1 = AMPCR
STEP
EXEC

OP35F: OP350 - 1 = MPCR
OP351 - 1 = MPCR
OP352 - 1 = MPCR
OP353 - 1 = MPCR

OP350:
LIT AND B = B
15 = LIT; 4 = SAR
C NEO B
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
A3 R = B
LIT AND B = B
O NEG B
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
LIT = MAR2
10CW = LIT; 6 = SAR
FINPUT - 1 = CPCR
B = A2
R L = B
CORP 18 = SAR
B R = B
B = SAR
A3 OR B = A3
A2
IF LST THEN STEP ELSE SKIP
FINPUT - 1 = MPCR
IN - 1 = MPCR

OP351:
X ISOLATE "A"
X R(A) INTO MAR2
X (R(A)) INTO E
X R(A+1)
X R(A+1) INTO MAR2
X (R(A+1)) INTO B
X (R(A)) AND (R(A+1))
X (Y) AND (R(A+1))
X SET THE CONDITION BITS
X "P" INTO A2
X INPUT OUTPUT COMMAND WORD FETCH (SC)
X 10CW IS LOADED PRIOR TO EXECUTING THIS
X INSTRUCTION
X M: AND A: FIELDS MUST BE ZERO ELSE
X FAULT ENTERED.
X INPUT OUTPUT COMMAND WORD FETCH (SC)
X 10CW IS LOADED PRIOR TO EXECUTING THIS
X INSTRUCTION
X M: AND A: FIELDS MUST BE ZERO ELSE
X FAULT ENTERED.
X B = (10CW) IN A2
X STORE (10CW) IN A2
X ISOLATE NO OF BUFFERS IN UHW OF B
X SHIFT NO. OF BUFFERS IN UHW OF B
X STORE BUFFER COUNT IN UHW OF A3
X TEST BIT FOR 1/0
X PI TYPE 2 BIASED FETCH
X (Y) BIT 15 INTO CC; 1 = Y; PITS 15; 14
X SET CC
X Y INTO B
X Y INTO R2
CONTENTSRM - 1 = CPCR
B L = BR2

```



```

1292 2160 0000 0000 0060
1293 4809 0001 2030 C0FC
1294 2000 0000 0030 0000
1295 4809 0000 8030 C0FC
1296 0000 0000 0030 0000
1297 4809 0000 0030 C0FC
1298 6100 0000 0030 0000
1299 6600 0000 0030 0000
129A 4809 0001 C030 0000
129B 1000 0000 0030 0000
129C 4809 0000 C030 0000
129D 4809 0001 8030 0000
129E 4000 0000 0030 0000
129F 4809 2030 8030 0000
12A0 2030 0000 0030 0000
12A1 4809 0000 C030 0000
12A2 5100 0000 0030 0000
12A3 6600 0000 0030 0000

12A4 3000 0000 0030 0040

12A5 4E50 0000 0030 0040

12A6 5F90 0000 0030 0060
12A7 4809 0002 0030 C0FC
12A8 6800 0000 0030 0000
12A9 1A00 0000 0030 0000
12AA 4309 0000 8030 C0FC
12AB 9000 0000 0030 0000
12AC 4809 2030 2030 0000
12AD 4809 2030 0030 0000
12AE 0000 0000 0030 0000
12AF 7019 0000 0030 0000
12B0 3000 0000 0030 0040
12B1 4809 0000 0040 0000
12B2 1A00 0000 0030 0000
12B3 4809 0000 0030 0000
12B4 4824 0000 0030 0000

12B5 1800 0000 0030 0040
12B6 1810 0000 0030 0040
12B7 1820 0000 0030 0040
12B8 1830 0000 0030 0040
12B9 1840 0000 0030 0040
12BA 1850 0000 0030 0040
12BB 4E50 0000 0030 0040
12BC 4E50 0000 0030 0040
12BD 1860 0000 0030 0040
12BE 1870 0000 0030 0040
12BF 1880 0000 0030 0040
12C0 1890 0000 0030 0040

12C1 2260 0000 0000 0060

% SET THE CONDITION BITS
SET11 - 1 = CPCR
1 L = A2
CMP 30 F SAR
A2 OR B R = MIR, D
15 = SAR
A3 = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR
P353: A1 C = A1CSAR
25 = SAR
A1 AND B110 C = A1
B C = B
30 = SAR
LIT OR B C = MIR
3 = LIT, 18 = SAR
A3 = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE36:
FAULT - 1 = MPCR

OPCODE37:
NOTIMP - 1 = MPCR

OPCODE40:
XFCODE - 1 = CPCR
A2 EOL 1
IF TRUE THEN STEP ELSE SKIP
OP401 - 1 = MPCR
B R = B
4 = SAR, 15 = LIT
LIT AND B = B, A2
LIT GEQ R
12 = LIT
IF TRUE THEN SKIP
FAULT - 1 = MPCR
A2 + AMPCR = AMPCR
JUMP40 - 1 = AMPCR
STEP
EXEC

JUMP40:
OP40X00 - 1 = MPCR
OP40X01 - 1 = MPCR
OP40X02 - 1 = MPCR
OP40X03 - 1 = MPCR
OP40X04 - 1 = MPCR
OP40X05 - 1 = MPCR
NOTIMP - 1 = MPCR
JUMP40X10 - 1 = MPCR
OP40X11 - 1 = MPCR
OP40X12 - 1 = MPCR
OP40X13 - 1 = MPCR

OP40X00:
CHECKCC - 1 = CPCR

% CC INDICATES = OF 0, JUMP FOVAL
% CC RETURNED IN B

```



1202	4809 0C52 0000 00F0	0 EOL B	06118000 D
1203	6309 6000 0000 00F0	IF FALSE THEN SET LC1	06119000 D
1204	180C 0000 0000 0040	OP40X - 1 = MPCR	06120000 D
		% CC NOT EQUAL OR NOT 0 JUMP NOT EQUAL	06121000 D
1205	2260 0000 0000 0060	CHECKCC - 1 = CPCR	06122000 D
1206	4809 0C5E 0000 00F0	0 GTR 0	06123000 D
1207	78C9 0000 0000 00FC	IF FALSE THEN SET LC1	06124000 D
1208	180C 0000 0000 0040	OP40X - 1 = MPCR	06125000 D
		% CC >= OR + J JUMP GTR OR EQUAL	06126000 D
1209	2260 0000 0000 0060	CHECKCC - 1 = CPCR	06127000 D
120A	4809 2C5E 0000 00F0	LIT GEU B	06128000 D
120B	0C2C 0000 0000 00E0	2 = LIT	06129000 D
120C	73C9 0000 0000 00FC	IF FALSE THEN SET LC1	06130000 D
120D	180C 0000 0000 0040	OP40X - 1 = MPCR	06131000 D
		% CC < OR - J JUMP LESS	06132000 D
120E	2260 0000 0000 0060	CHECKCC - 1 = CPCR	06133000 D
120F	4809 2C5E 0000 00F0	LIT EOL E	06134000 D
1200	0C3C 0000 0000 00E0	3 = LIT	06135000 D
1201	53C9 0000 0000 00FC	IF FALSE THEN SET LC1	06136000 D
1202	180C 0000 0000 0040	OP40X - 1 = MPCR	06137000 D
		% IF OVERFLOW SET, JUMP, JUMP OVERFLOW	06138000 D
1203	4809 A0C0 A0C0 C0F0	A1 R = A2	06139000 D
1204	3000 0000 0000 C03C	27 = SAR	06140000 D
1205	4809 0000 0000 00F0	A2	06141000 D
1206	53C9 0000 0000 00FC	IF NOT LST THEN SET LC1	06142000 D
1207	180C 0000 0000 0040	OP40X - 1 = MPCR	06143000 D
		% IF CARRY, JUMP CARRY	06144000 D
1208	4809 A0C0 A0C0 C0F0	A1 R = A2	06145000 D
1209	9000 0000 0000 C030	28 = SAR	06146000 D
120A	4809 0000 0000 00F0	A2	06147000 D
120B	53C9 0000 0000 00FC	IF NOT LST THEN SET LC1	06148000 D
120C	180C 0000 0000 0040	OP40X - 1 = MPCR	06149000 D
		% JUMF	06150000 D
120D	1C00 0000 0000 C04C	OP40X - 1 = MPCR	06151000 D
		% JUMP AFTER STOP	06152000 D
120E	480C C0C0 C0C0 C0F0	WAIT	06153000 D
120F	4809 0000 0000 00F0	STEP	06154000 D
1200	1C10 0000 0000 C04C	OP40X - 1 = MPCR	06155000 D
		% IF KEY 1 SET, STOP, JUMF.	06156000 D
1201	4809 A0C0 A0C0 C0F0	A1 R = A2	06157000 D
1202	9000 0000 0000 C03C	29 = SAR	06158000 D
1203	4809 0000 0000 00F0	A2	06159000 D
1204	53C9 0000 0000 00FC	IF NOT LST THEN SET LC1 ELSE SKIP	06160000 D
1205	1C20 0000 0000 0040	OP40X - 1 = MPCR	06161000 D
1206	480C 0000 0000 C0F0	WAIT	06162000 D
1207	4809 0000 0000 00F0	STEP	06163000 D
1208	1C30 0000 0000 C04C	OP40X - 1 = MPCR	06164000 D
		% MACHINE STOPS	06165000 D
1209	4809 A0C0 A0C0 C0F0	A1 R = A2	06166000 D
120A	400C 0000 0000 C03C	30 = SAR	06167000 D
120B	4809 0000 0000 00F0	A2	06168000 D
120C	53C9 0000 0000 00FC	IF NOT LST THEN SET LC1 ELSE SKIP	06169000 D
120D	1C30 0000 0000 C04C	OP40X - 1 = MPCR	06170000 D
		% MACHINE STOPS	06171000 D
120E	4809 A0C0 A0C0 C0F0	A1 R = A2	06172000 D
120F	400C 0000 0000 C03C	30 = SAR	06173000 D
1200	4809 0000 0000 00F0	A2	06174000 D
1201	53C9 0000 0000 00FC	IF NOT LST THEN SET LC1 ELSE SKIP	06175000 D
1202	1C30 0000 0000 C04C	OP40X - 1 = MPCR	06176000 D
		% IF KEY 2 SET, STOP, JUMP	06177000 D

12EC 53CB 07CD 00CD C0F0	IF NOT LST THEN SET LC1 ELSE SKIP	06178C00 D
12ED 5819 00CD 0000 C0F0	IF LST THEN SKIP	06179C00 D
12EE 1C8C 07CD 00CD C040	OP40X - 1 = MPCR	06180C00 D
12EF 4800 00CD 0000 C0F0	WAIT	06181C00 D
12F0 4809 00CD 0000 C0F0	STEP	06182C00 D
12F1 1C5F 00CD 00CD C04C	OP40X - 1 = MPCR	06183C00 D
12F2 5F90 00CD 00CD C060	XFC00E - 1 = CPCR	06184C00 D
12F3 4809 00CD 00CD C0F0	A2 + AMPCR = AMPCR	06185C00 C
12F4 1C6C 00CD 00CD C060	OP40F - 1 = AMPCR	06186C00 D
12F5 4809 00CD 00CD C0F0	STEP	06187C00 D
12F6 1024 C0CD 00CD C0F0	EXEC	06188C00 D
12F7 1C7C 00CD 00CD C040	OP400 - 1 = MPCR	06189C00 D
12F8 3C00 00CD 00CD C04C	FAULT - 1 = MPCR	06190C00 C
12F9 1C8C 00CD 00CD C040	OP402 - 1 = MPCR	06191C00 D
12FA 1C90 00CD 00CD C040	OP403 - 1 = MPCR	06192C00 D
12FB 2800 00CD 00CD C0F0	OP400:	06193C00 D
12FC 66E0 00CD 00CD C04C	IF LC1 THEN STEP ELSE	06194C00 D
12FD 4809 00CD 00CD C0F0	OPCODE - 1 = MPCR	06195C00 D
12FE 00CD 00CD 00CD C0F0	A3 AND LIT = B	06196C00 D
12FF 51CC 00CD 00CD C060	15 = LIT	06197C00 D
1300 2F3C 00CD 00CD C060	REGSTACK - 1 = CPCR	06198C00 D
1301 4809 00CD 00CD C0F0	EINPUT - 1 = CPCR	06199C00 D
1302 00CD 00CD 00CD C020	A1 R = A1	06200C00 D
1303 4809 00CD 00CD C0F0	16 = SAR	06201C00 D
1304 4809 00CD 00CD C0F0	A1 L = A1	06202C00 D
1305 56E0 00CD 00CD C04C	A1 OR B = A1	06203C00 D
1306 28CB 00CD 00CD C0F0	OPCODE - 1 = MPCR	06204C00 D
1307 103C 00CD 00CD C040	IF LC1 THEN STEP ELSE	06205C00 D
1308 4809 00CD 00CD C0F0	BUMP - 1 = MPCR	06206C00 D
1309 00CD 00CD 00CD C0F0	A3 AND LIT = B	06207C00 D
130A 4809 00CD 00CD C0F0	15 = LIT	06208C00 D
130B 6489 00CD 00CD C0F0	0 EQL B	06209C00 D
130C 51CC 00CD 00CD C060	IF TRUE THEN SET LC2	06210C00 D
130D 2F3C 00CD 00CD C060	REGSTACK - 1 = CPCR	06211C00 D
130E 4809 00CD 00CD C0F0	B = A3	06212C00 D
130F 633C 00CD 00CD C060	IFETCH - 1 = CPCR	06213C00 D
1310 3819 00CD 00CD C0F0	EINPUT - 1 = CPCR	06214C00 D
1311 2808 00CD 00CD C0F0	IF LC2 THEN SKIP	06215C00 D
1312 103C 00CD 00CD C040	IF LC1 THEN STEP ELSE	06216C00 D
1313 4809 00CD 00CD C0F0	BUMP - 1 = MPCR	06217C00 D
1314 4809 00CD 00CD C0F0	A3 + B = B	06218C00 D
1315 00CD 00CD 00CD C020	A1 R = A1	06219C00 D
1316 4809 00CD 00CD C0F0	16 = SAR	06220C00 D
1317 4809 00CD 00CD C0F0	A1 L = A1	06221C00 D
1318 56E0 00CD 00CD C040	A1 OR B = A1	06222C00 D
1319 57AC 00CD 00CD C060	OPCODE - 1 = MPCR	06223C00 D
131A 4809 00CD 00CD C0F0	IF THIS ROUTINE LOADS Y INTO P.	06224C00 D
131B 00CD 00CD 00CD C030	TYPE RX.	06225C00 D
131C 00CD 00CD 00CD C060	EXFIELD - 1 = CPCR	06226C00 D
131D 4809 00CD 00CD C0F0	E L = BR2	06227C00 D
	COMP 8 = SAR	06228C00 D
	EXULIN - 1 = CPCR	06229C00 D
	A1 R = A1	06230C00 D
	IF THIS ROUTINE LOADS Y INTO P.	06231C00 D
	TYPE RX.	06232C00 D
	EXFIELD - 1 = CPCR	06233C00 D
	E L = BR2	06234C00 D
	COMP 8 = SAR	06235C00 D
	EXULIN - 1 = CPCR	06236C00 D
	A1 R = A1	06237C00 D

131E 0000 0000 0000 0020	15 = SAR		06238100 D
131F 4809 AC61 407C 60F0	A1 L = A1		06239100 D
1320 4809 AC5C 407C 00F0	A1 OR B = A1		06240100 D
1321 56E0 0000 0070 C040	OPCODE - 1 = MPCR		06241100 D
			06242100 D
			06243100 D
			06244100 D
			06245100 D
			06246100 D
			06247100 D
			06248100 D
			06249100 D
			06250100 D
			06251100 D
			06252100 D
			06253100 D
			06254100 D
			06255100 D
			06256100 D
			06257100 D
			06258100 D
			06259100 D
			06260100 D
			06261100 D
			06262100 D
			06263100 D
			06264100 D
			06265100 D
			06266100 D
			06267100 D
			06268100 D
			06269100 D
			06270100 D
			06271100 D
			06272100 D
			06273100 D
			06274100 D
			06275100 D
			06276100 D
			06277100 D
			06278100 D
			06279100 D
			06280100 D
			06281100 D
			06282100 D
			06283100 D
			06284100 D
			06285100 D
			06286100 D
			06287100 D
			06288100 D
			06289100 D
			06290100 D
			06291100 D
			06292100 D
			06293100 D
			06294100 D
			06295100 D
			06296100 D
			06297100 D

131E 0000 0000 0000 0020	15 = SAR		06238100 D
131F 4809 AC61 407C 60F0	A1 L = A1		06239100 D
1320 4809 AC5C 407C 00F0	A1 OR B = A1		06240100 D
1321 56E0 0000 0070 C040	OPCODE - 1 = MPCR		06241100 D
			06242100 D
			06243100 D
			06244100 D
			06245100 D
			06246100 D
			06247100 D
			06248100 D
			06249100 D
			06250100 D
			06251100 D
			06252100 D
			06253100 D
			06254100 D
			06255100 D
			06256100 D
			06257100 D
			06258100 D
			06259100 D
			06260100 D
			06261100 D
			06262100 D
			06263100 D
			06264100 D
			06265100 D
			06266100 D
			06267100 D
			06268100 D
			06269100 D
			06270100 D
			06271100 D
			06272100 D
			06273100 D
			06274100 D
			06275100 D
			06276100 D
			06277100 D
			06278100 D
			06279100 D
			06280100 D
			06281100 D
			06282100 D
			06283100 D
			06284100 D
			06285100 D
			06286100 D
			06287100 D
			06288100 D
			06289100 D
			06290100 D
			06291100 D
			06292100 D
			06293100 D
			06294100 D
			06295100 D
			06296100 D
			06297100 D

131E 0000 0000 0000 0020	15 = SAR		06238100 D
131F 4809 AC61 407C 60F0	A1 L = A1		06239100 D
1320 4809 AC5C 407C 00F0	A1 OR B = A1		06240100 D
1321 56E0 0000 0070 C040	OPCODE - 1 = MPCR		06241100 D
			06242100 D
			06243100 D
			06244100 D
			06245100 D
			06246100 D
			06247100 D
			06248100 D
			06249100 D
			06250100 D
			06251100 D
			06252100 D
			06253100 D
			06254100 D
			06255100 D
			06256100 D
			06257100 D
			06258100 D
			06259100 D
			06260100 D
			06261100 D
			06262100 D
			06263100 D
			06264100 D
			06265100 D
			06266100 D
			06267100 D
			06268100 D
			06269100 D
			06270100 D
			06271100 D
			06272100 D
			06273100 D
			06274100 D
			06275100 D
			06276100 D
			06277100 D
			06278100 D
			06279100 D
			06280100 D
			06281100 D
			06282100 D
			06283100 D
			06284100 D
			06285100 D
			06286100 D
			06287100 D
			06288100 D
			06289100 D
			06290100 D
			06291100 D
			06292100 D
			06293100 D
			06294100 D
			06295100 D
			06296100 D
			06297100 D







```

13A5 4809 A000 C000 C0F0
13A6 0000 C000 0000 C020
13A7 4809 A001 4000 C0F0
13A8 4809 AC5C 4000 C0F0
13A9 56EC 0000 C000 C040

13AA 5F90 5000 0000 0060
13AB 4809 C800 0000 C0F0
13AC 1030 0000 0000 0000
13AD 4809 0000 0000 C0F0
13AE 4824 0000 0000 00F0

13AF 3000 0000 0000 0040
13B0 1040 0000 0000 C040
13B1 1050 0000 0000 C040
13B2 1060 0000 0000 C040

13B3 2260 0000 0000 C060
13B4 4809 0052 0000 C0F0
13B5 6819 0000 0000 C0F0
13B6 56E0 0000 0000 C040
13B7 2809 A001 2000 00F0
13B8 0000 C000 0000 0020
13B9 4809 C000 0000 00F0
13BA 4809 C000 0000 00F0
13BB 4809 C001 2000 C0F0
13BC 4809 E000 0000 C0F0
13BD 4809 C041 0000 00F0
13BE 0000 0000 0000 C010
13BF 4809 0000 0000 C0F0
13C0 4FC9 C05E 0000 C0F0
13C1 4809 0000 0000 C0F0
13C2 4809 2057 2000 C0F0
13C3 07FC 0000 0000 00A0
13C4 4809 0000 0000 00F0
13C5 0000 0000 0000 0010
13C6 2019 C05E 9010 C0F0
13C7 4809 C043 9010 C0F0
13C8 61E0 0000 0000 0060
13C9 4809 E000 8000 C0F0
13CA 0000 0000 0000 C010
13CB 4809 0045 0000 00F0
13CC 4809 A000 C000 00F0
13CD 0000 0000 0000 0020
13CE 4809 A001 4000 C0F0
13CF 4809 AC5C 4000 00F0
13D0 56EC 0000 0000 0040

13D1 4809 2055 0000 00F0
13D2 00FC 0000 0000 00EQ
13D3 4809 0052 0000 C0F0

% CLEAR THE OLD PAR
% PREPARE TO RECEIVE NEW PAR
% CREATE NEW PAR
%
% JUMP, LINK MEMORY
% "F" RETURNED IN A2
%
% RI TYPE 1, LOCAL JUMP, LINK MEMORY
% ONLY EXECUTE IF CC = 0
% CHECK THE CC CODE
% CHECK IF CC = 0
%
% PAR INTO A2 (MS WORD)
% PAR INTO A2 (LS WORD)
% (P) + 1 INTO MIR
% PAR INTO UHW
% RESTORE INSTRUCTION INTO P
% "D" SIGN BIT IN MS BIT OF R
%
% SET LC1 % IF "D" NEGATIVE SET LC1
% "D" MAGNITUDE IN LSB OF B
% "D" MAGNITUDE IN B
%
% IF NOT THEN - B = E; SET LC1 % IF "D" NEGATIVE SET LC1
B = B
LIT AND B L = B
127 = LIT; COMP 16 = SAR
STEP
B = SAR
IF LCI THEN A2 - B R = BR2A3; SKIP % (P) - D
A2 + B R = BR2A3
% (P) + 0
% (P) + 1 INTO (P) + 0
A3 R = B
B = SAR
R + 1 = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

OPCODE43:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP43F - 1 = AMPCR
STEP
EXEC
FAULT - 1 = MPCR
OP431 - 1 = MPCR
OP432 - 1 = MPCR
OP433 - 1 = MPCR

OP431:
CHECKCC - 1 = CPCR
O EOL B
IF TRUE THEN SKIP
OPCODE - 1 = MPCR
A1 L = A2; IF LCI
COMP 16 = SAR
A2 R = A2
A2 + 1 = MIR
A2 L = A2
A3 = B
B L = P*CSAR
COMP 24 = SAR
B
IF NOT THEN - B = E; SET LC1 % IF "D" NEGATIVE SET LC1
B = B
LIT AND B L = B
127 = LIT; COMP 16 = SAR
STEP
B = SAR
IF LCI THEN A2 - B R = BR2A3; SKIP % (P) - D
A2 + B R = BR2A3
% (P) + 0
% (P) + 1 INTO (P) + 0
A3 R = B
B = SAR
R + 1 = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

OP432:
LIT AND D = E
15 = LIT
B EOL D
%
% RI TYPE JUMP, LINK MEMORY
% (P) + 2 INTO Y; Y + 1 INTO P
% ISOLATE "H" FIELD
% IS "H" = 0 ?

```

1304	5819	0000	0000	0000	0000	06478000 D
1305	2380	0000	0000	0000	0000	06479000 D
1306	4809	0000	0000	0000	0000	06480000 D
1307	5330	0000	0000	0000	0000	06481000 D
1308	4809	0000	0000	0000	0000	06482000 D
1309	0000	0000	0000	0000	0000	06483000 D
1310	4809	0000	0000	0000	0000	06484000 D
1311	0000	0000	0000	0000	0000	06485000 D
1312	0000	0000	0000	0000	0000	06486000 D
1313	0000	0000	0000	0000	0000	06487000 D
1314	0000	0000	0000	0000	0000	06488000 D
1315	0000	0000	0000	0000	0000	06489000 D
1316	0000	0000	0000	0000	0000	06490000 D
1317	0000	0000	0000	0000	0000	06491000 D
1318	0000	0000	0000	0000	0000	06492000 D
1319	0000	0000	0000	0000	0000	06493000 D
1320	0000	0000	0000	0000	0000	06494000 D
1321	0000	0000	0000	0000	0000	06495000 D
1322	0000	0000	0000	0000	0000	06496000 D
1323	0000	0000	0000	0000	0000	06497000 D
1324	0000	0000	0000	0000	0000	06498000 D
1325	0000	0000	0000	0000	0000	06499000 D
1326	0000	0000	0000	0000	0000	06500000 D
1327	5700	0000	0000	0000	0000	06501000 D
1328	4809	0000	0000	0000	0000	06502000 D
1329	0000	0000	0000	0000	0000	06503000 D
1330	4809	0000	0000	0000	0000	06504000 D
1331	0000	0000	0000	0000	0000	06505000 D
1332	0000	0000	0000	0000	0000	06506000 D
1333	0000	0000	0000	0000	0000	06507000 D
1334	0000	0000	0000	0000	0000	06508000 D
1335	0000	0000	0000	0000	0000	06509000 D
1336	0000	0000	0000	0000	0000	06510000 D
1337	0000	0000	0000	0000	0000	06511000 D
1338	0000	0000	0000	0000	0000	06512000 D
1339	0000	0000	0000	0000	0000	06513000 D
1340	0000	0000	0000	0000	0000	06514000 D
1341	0000	0000	0000	0000	0000	06515000 D
1342	0000	0000	0000	0000	0000	06516000 D
1343	0000	0000	0000	0000	0000	06517000 D
1344	0000	0000	0000	0000	0000	06518000 D
1345	0000	0000	0000	0000	0000	06519000 D
1346	5600	0000	0000	0000	0000	06520000 D
1347	5700	0000	0000	0000	0000	06521000 D
1348	4809	0000	0000	0000	0000	06522000 D
1349	0000	0000	0000	0000	0000	06523000 D
1350	4809	0000	0000	0000	0000	06524000 D
1351	0000	0000	0000	0000	0000	06525000 D
1352	0000	0000	0000	0000	0000	06526000 D
1353	0000	0000	0000	0000	0000	06527000 D
1354	0000	0000	0000	0000	0000	06528000 D
1355	0000	0000	0000	0000	0000	06529000 D
1356	0000	0000	0000	0000	0000	06530000 D
1357	0000	0000	0000	0000	0000	06531000 D
1358	0000	0000	0000	0000	0000	06532000 D
1359	0000	0000	0000	0000	0000	06533000 D
1360	0000	0000	0000	0000	0000	06534000 D
1361	0000	0000	0000	0000	0000	06535000 D
1362	0000	0000	0000	0000	0000	06536000 D
1363	0000	0000	0000	0000	0000	06537000 D
1364	0000	0000	0000	0000	0000	06538000 D
1365	0000	0000	0000	0000	0000	06539000 D
1366	0000	0000	0000	0000	0000	06540000 D
1367	5700	0000	0000	0000	0000	06541000 D
1368	4809	0000	0000	0000	0000	06542000 D
1369	0000	0000	0000	0000	0000	06543000 D
1370	4809	0000	0000	0000	0000	06544000 D
1371	0000	0000	0000	0000	0000	06545000 D
1372	0000	0000	0000	0000	0000	06546000 D
1373	0000	0000	0000	0000	0000	06547000 D
1374	0000	0000	0000	0000	0000	06548000 D
1375	0000	0000	0000	0000	0000	06549000 D
1376	5600	0000	0000	0000	0000	06550000 D
1377	5700	0000	0000	0000	0000	06551000 D
1378	4809	0000	0000	0000	0000	06552000 D
1379	0000	0000	0000	0000	0000	06553000 D
1380	4809	0000	0000	0000	0000	06554000 D
1381	0000	0000	0000	0000	0000	06555000 D
1382	0000	0000	0000	0000	0000	06556000 D
1383	0000	0000	0000	0000	0000	06557000 D
1384	0000	0000	0000	0000	0000	06558000 D
1385	0000	0000	0000	0000	0000	06559000 D
1386	0000	0000	0000	0000	0000	06560000 D
1387	0000	0000	0000	0000	0000	06561000 D
1388	0000	0000	0000	0000	0000	06562000 D
1389	0000	0000	0000	0000	0000	06563000 D
1390	0000	0000	0000	0000	0000	06564000 D
1391	0000	0000	0000	0000	0000	06565000 D
1392	0000	0000	0000	0000	0000	06566000 D
1393	0000	0000	0000	0000	0000	06567000 D
1394	0000	0000	0000	0000	0000	06568000 D
1395	0000	0000	0000	0000	0000	06569000 D
1396	0000	0000	0000	0000	0000	06570000 D
1397	0000	0000	0000	0000	0000	06571000 D
1398	0000	0000	0000	0000	0000	06572000 D
1399	0000	0000	0000	0000	0000	06573000 D
1400	2200	0000	0000	0000	0000	06574000 D
1401	4809	0000	0000	0000	0000	06575000 D

```

IF TRUE THEN SKIP
CONTENTSRM - 1 = CPCR
B = A3
IFETCH - 1 = CPCR
A3 + B L = BR2, A3
COMP 8 = SAR
A1 L = A2
COMP 16 = SAR, 2 = LIT
A2 R = A2
A2 + LIT = MIR
EMULOUT - 1 = CPCR
A3 R = A3
B = SAR
A3 + 1 = B
A1 R = A1
16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

RXFIELD - 1 = CPCR
B L = BR2, A3
COMP 8 = SAR
A1 L = A2
COMP 16 = SAR, 2 = LIT
A2 R = A2
A2 + LIT = MIR
EMULOUT - 1 = CPCR
A3 R = A3
B = SAR
A3 + 1 = B
A1 R = A1
16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP44F - 1 = AMPCR
STEP
EXEC

OP440:
OP440 - 1 = MPCR
OP441 - 1 = MPCR
OP442 - 1 = MPCR
OP443 - 1 = MPCR

OP440:
CONTENTSRM - 1 = CPCR
B EOL 0

```

OP433:

OPCODE44:

OP440:

OP440:

```

1402 5819 0F00 0000 00F0
1403 66E0 0000 0000 00F0
1404 2390 0000 0000 00F0
1405 4809 0000 0000 00F0
1406 0000 0000 0000 00F0
1407 4809 0000 0000 00F0
1408 4809 0000 0000 00F0
1409 66E0 0000 0000 00F0

140A 2250 0000 0000 00F0
140B 4809 0000 0000 00F0
140C 6819 0000 0000 00F0
140D 66E0 0000 0000 00F0
140E 5590 0000 0000 00F0

140F 2280 0000 0000 00F0
1410 4809 0000 0000 00F0
1411 5819 0000 0000 00F0
1412 1030 0000 0000 00F0
1413 4809 0000 0000 00F0
1414 0000 0000 0000 00F0
1415 4809 0000 0000 00F0
1416 5C19 0000 0000 00F0
1417 2380 0000 0000 00F0
1418 4809 0000 0000 00F0
1419 5330 0000 0000 00F0
141A 4809 0000 0000 00F0
141B 4809 0000 0000 00F0
141C 0000 0000 0000 00F0
141D 4809 0000 0000 00F0
141E 4809 0000 0000 00F0
141F 56E0 0000 0000 00F0

1420 2250 0000 0000 00F0
1421 4809 0000 0000 00F0
1422 5819 0000 0000 00F0
1423 1030 0000 0000 00F0
1424 4809 0000 0000 00F0
1425 5700 0000 0000 00F0
1426 4809 0000 0000 00F0
1427 0000 0000 0000 00F0
1428 66E0 0000 0000 00F0
1429 4809 0000 0000 00F0
142A 0000 0000 0000 00F0
142B 4809 0000 0000 00F0
142C 4809 0000 0000 00F0
142D 56F0 0000 0000 00F0

142E 5F90 0000 0000 00F0

```

```

IF TRUE THEN SKIP
OPCODE - 1 = MPCR
CONTENTSRM - 1 = CPCR
% RETURNS (R(K)) IN B
% CLEAR OLD PAR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

CHECKCC - 1 = CPCR
R EOL 0
IF TRUE THEN SKIP
OPCODE - 1 = MPCR
R11 - 1 = MPCR

% (P) + D = P
%
% RK TYPE JUMP ZERO
% IF (R(A)) 0, Y INTO P
% GET (R(A)) INB
CONTENTSRM - 1 = CPCR
R EOL 0
IF TRUE THEN SKIP
EUMP - 1 = MPCR
A3 AND LIT = A3
15 = LIT
A3 EOL 0
IF TRUE THEN 0 = B: SKIP
CONTENTSRM - 1 = CPCR
% RETURN (R(M)) IN B
B = A3
IFETCH - 1 = CPCR
A3 + B = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

CONTENTSRM - 1 = CPCR
R EOL 0
IF TRUE THEN SKIP
EUMP - 1 = MPCR
A3 = 9
RNFIELD - 1 = CPCR
R L = BR2
COMP 8 = SAR
FNUJIN - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

XFCODE - 1 = CPCR

```

```

% RI TYPE 1 LOCAL JUMP EQUAL
% IF (CC) = 0R 0, (P) + 0 INTO P
% RETURNS CC BITS IN B
%
%
%
% ADVANCE THE PAR BY 1 AND CALL OPCODE
% "M" FIELD IN A3
%
% Y INTO B
% PAR VALUE IN LS WORD OF E
% CLEAR OLD PAR
%
% CREATE NEW PAR
%
%
% RX TYPE JUMP ZERO
% IF (R(A)) = 0, (Y) INTO P
%
%
% ADVANCE THE PAR BY 1 AND CALL OPCODE
% ANALYZE THEN "M" FIELD
% PUT Y INTO BR2
% (Y) INTO B
% CLEAR OLD PAR
%
% CREATE NEW PAR
%
%
% JUMP NOT ZERO
% RETURN "f" FIELD IN LSD OF A2

```





232

[illegible]

1484	4809	CC41	0E70	C0F0	B L = B	% SHIFT (R(A)) INTO UHW OF B	06778C00	0
1485	0000	00C3	0C70	C02C	COMP 16 = SAR		06779C00	0
1486	4809	0C40	0000	C02C	IF MST THEN SKIP	% PUT B IN THE ADDER, TEST (R(A)) < 0	06780C00	0
1487	4819	0C03	0C7C	00FC	OPCODE - 1 = MPCR		06781C00	0
1488	66C0	00C3	0C7C	C040	CONTENTSRM - 1 = CPCR	% (R(M)) INTO B	06782C00	0
1489	2380	0000	0000	C06C	AI R = A1	% CLEAR LOWER 16 BITS OF A1	06783C00	0
148A	48C9	ACCC	CC7C	C0F0	COMP 16 = SAR		06784C00	0
148B	30C0	00C3	0C7C	C020	AI L = A1		06785C00	0
148C	4809	AC71	4C7C	00F0	AI DR B = A1	% MODIFY PAR TO JUMP	06786C00	0
148D	4809	AC5C	407C	C0F0	OPCODE - 1 = MPCR		06787C00	0
148E	56C0	0000	007C	C040			06788C00	0
					OP471:			
148F	2809	00C0	0C7C	C0F0	IF LCI	% RI TYPE 1 LOCAL JUMP LESS INSTRUCTION	06791C00	0
1490	226C	00C3	0000	C06C	CHECKCC - 1 = CPCR	% PUT THE CC BITS INTO B	06792C00	0
14C1	4809	2C52	0000	C0F0	LIT FOL B	% CHECK CC FOR 11	06794C00	0
14C2	00C0	0C40	007C	C0E0	3 = LIT		06795C00	0
14C3	6CC0	0C7C	0000	C0F0	IF FALSE THEN STEP ELSE SKIP		06796C00	0
14C4	66C0	00C3	0C7C	C040	OPCODE - 1 = MPCR		06797C00	0
14C5	5590	0000	0000	C04C	R11 - 1 = MPCR	% (P) + 0 = P	06798C00	0
					OP472:			
14C6	226C	00C3	0000	C06C	CONTENTSRM - 1 = CPCR	% (R(A)) INTO B	06801C00	0
14C7	48C9	0C41	CB00	C0F0	B L = B	% SHIFT (R(A)) INTO UHW OF B	06802C00	0
14C8	00C0	00C3	0C7C	C020	COMP 16 = SAR	% CHECK IF (R(A)) < 0	06803C00	0
14C9	4809	0C40	007C	C0FC	IF MST THEN SKIP		06804C00	0
14CA	4819	00C3	0C7C	00F0	PUMP - 1 = MPCR	% ADVANCE THE FAR BY 1 AND CALL OPCODE	06805C00	0
14CB	103C	00C3	0C7C	C04C	CONTENTSRM - 1 = CPCR	% (R(M)) INTO E	06806C00	0
14CC	2380	00C0	0000	C06C	R = A3		06807C00	0
14CD	4809	0C40	1000	00F0	IFETCH - 1 = CPCR	% PUT Y INTO B	06808C00	0
14CE	633C	0C7C	0C7C	006C	AC3 + B = B	% PUT PAR VALUE IN LS WORD OF B	06809C00	0
14CF	4809	AC71	0800	00F0	AI R = A1	% CLEAR OLD PAR	06810C00	0
14D0	48C9	AC7C	0000	00FC	COMP 16 = SAR		06811C00	0
14D1	00C0	0000	007C	C02C	AI L = A1		06812C00	0
14D2	4809	AC71	4000	00FF	AI OP B = A1	% CONSTRUCT NEW PAR	06813C00	0
14D3	4809	AC5C	407C	C0FC	OPCODE - 1 = MPCR		06814C00	0
14D4	56C0	00C3	007C	C040			06815C00	0
					OP473:			
14D5	4809	0C40	0800	C0FC	E R = B	% RX TYPE JUMP INSTRUCTION	06816C00	0
14D6	90C0	00C3	0C7C	C060	Q = SAR, 15 = LIT	% IF (R(A)) < 0, (Y) = P	06817C00	0
14D7	4809	2C5C	0B7C	C0F0	LIT AND D = B	% SHIFT "A" INTO LS BITS OF B	06818C00	0
14D8	51C0	0000	0000	C06C	REGSTACK - 1 = CPCR	% ISOLATE "A" INTO B	06819C00	0
14D9	2F3C	00C3	0000	C06C	EINPUT - 1 = CPCR	% (R(A)) INTO MAR2	06820C00	0
14DA	4809	CC41	0800	00F0	R L = B	% (R(A)) INTO E	06821C00	0
14DB	0000	0000	0C7C	C02C	COMP 16 = SAR	% (R(A)) SHIFTED INTO UHW OF B	06822C00	0
14DC	4809	0C40	007C	C0FC	B	% CHECK IF (R(A)) < 0	06823C00	0
14DD	4819	00C3	0C7C	C0F0	IF MST THEN SKIP		06824C00	0
14DE	103C	00C3	0C7C	C04C	PUMP - 1 = MPCR	% ADVANCE THE FAR BY 1 AND CALL OPCODE	06825C00	0
14DF	4809	00C3	0C7C	C0FC	A3 = B			



ADDRESS	DATA	OPERATION	COMMENT
06838C00		% CLEAR THE OLD PAR	
06839C00			
06840C00			
06841C00		% PUT (Y) INTO THE PAR	
06842C00			
06843C00		%	
06844C00		% NOT IMPLEMENTED	
06845C00			
06846C00		% NOT IMPLEMENTED	
06847C00			
06848C00		% NOT IMPLEMENTED	
06849C00			
06850C00		% NOT IMPLEMENTED	
06851C00			
06852C00		% NOT IMPLEMENTED	
06853C00			
06854C00		% NOT IMPLEMENTED	
06855C00			
06856C00		%	
06857C00		%	
06858C00		% LOAD ADDRESS REGISTER(S)	
06859C00			
06860C00			
06861C00			
06862C00			
06863C00		%	
06864C00			
06865C00			
06866C00			
06867C00		%	
06868C00		%	
06869C00		%	
06870C00		%	
06871C00		%	
06872C00			
06873C00			
06874C00		%	
06875C00			
06876C00		%	
06877C00			
06878C00			
06879C00		%	
06880C00		%	
06881C00		%	
06882C00		%	
06883C00		%	
06884C00		%	
06885C00		%	
06886C00		%	
06887C00		%	
06888C00		%	
06889C00		%	
06890C00		%	
06891C00		%	
06892C00		%	
06893C00		%	
06894C00		%	
06895C00		%	
06896C00		%	
06897C00		%	
06898C00		%	
06899C00		%	
06900C00		%	
06901C00		%	
06902C00		%	
06903C00		%	
06904C00		%	
06905C00		%	
06906C00		%	
06907C00		%	
06908C00		%	
06909C00		%	
06910C00		%	
06911C00		%	
06912C00		%	
06913C00		%	
06914C00		%	
06915C00		%	
06916C00		%	
06917C00		%	
06918C00		%	
06919C00		%	
06920C00		%	
06921C00		%	
06922C00		%	
06923C00		%	
06924C00		%	
06925C00		%	
06926C00		%	
06927C00		%	
06928C00		%	
06929C00		%	
06930C00		%	
06931C00		%	
06932C00		%	
06933C00		%	
06934C00		%	
06935C00		%	
06936C00		%	
06937C00		%	
06938C00		%	
06939C00		%	
06940C00		%	
06941C00		%	
06942C00		%	
06943C00		%	
06944C00		%	
06945C00		%	
06946C00		%	
06947C00		%	
06948C00		%	
06949C00		%	
06950C00		%	
06951C00		%	
06952C00		%	
06953C00		%	
06954C00		%	
06955C00		%	
06956C00		%	
06957C00		%	
06958C00		%	
06959C00		%	
06960C00		%	
06961C00		%	
06962C00		%	
06963C00		%	

```

1500 50E0 C000 0000 0060
150E 4809 CC40 C05C 00FC
150F 4EAD C000 0000 0050

1510 570C 0003 00C0 0060
1511 4809 0C40 0030 00F0
1512 4809 E000 880C 00F0
1513 80FC 0000 0000 0080
1514 4809 2C56 0B30 00F0
1515 51CC 0000 0000 0060
1516 2F3C 0003 00C0 0060
1517 0FF0 0000 0000 009C
1518 4809 2C55 2030 00F0
1519 4809 C640 1070 00F0
151A 300C 00C0 0000 00CC
151B 49C9 0C40 8800 00F0
151C 4809 0C52 0000 00F0
151D 9FCF 00C0 003C 00A0
151E 6C19 20C1 0B7C 00F0
151F 4809 0C47 003C 00F0
1520 4809 EC5C 107C 00F0
1521 4809 0C41 0030 00F0
1522 000C 0000 003C 0030
1523 4A2C 00C0 0030 0060
1524 56EC 00C0 000C 0040

1525 5F9C 0000 0C3C 0060
1526 4809 C640 0040 00FC
1527 1EFC 00C0 0040 00C0
1528 4809 00C0 0030 00FC
1529 4824 C0C0 0C3C 00F0

152A 1F0C 00C0 0C7C 004C
152B 1F10 00C0 0C70 004C
152C 3000 00C0 003C 0040
152D 1F2C 0000 008C 0040

152E 4809 CC40 880C 00FC
152F 80FC 0003 007C 0080
1530 4809 2C56 0B3C 00F0
1531 51CC 0000 0000 0060
1532 2F30 00C0 0C70 0060
1533 4809 2C56 203C 00FC
1534 0FFC 00C0 003C 00EC
1535 4809 C640 001C 00F0
1536 3000 0000 00C0 00C0
1537 4809 00C0 0000 00FC
1538 2F30 0C00 0C30 006C
1539 4809 CC40 0C30 00F0
153A 4809 E156 0B00 00F0
153B 0FFC 00C0 0C70 0060
153C 51CC 0000 0070 006C

FNUIN - 1 = CPCR
B = MIR
LAR - 1 = MPCR

OP543:
RNMFIELD - 1 = CPCR
B = MIR
A3 R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
255 = LIT, 8 = SAR
LIT AND B = A2
A2 + AMPCR = A3
PAGEREG = AMPCR
B R = B, SET LCI
P EOL B
255 = LIT, COMP, 16 = SAR
IF TRUE THEN LIT + 1 L = B, SKIP
B + 1 L = B
A3 OR B = A3, BMI
B L = B, RI
COMP B = SAR
MOVE - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE55:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP55F - 1 = AMPCR
STEP
EXEC
OP55F:
OP550 - 1 = MPCR
OP551 - 1 = MPCR
FAULT - 1 = MPCR
OP553 - 1 = MPCR

OP550:
B R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LIT AND B = A2
255 = LIT
A2 + AMPCR = MAR2
PAGEREG = AMPCR
STEP
EINPUT - 1 = CPCR
B = MIR
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR

% B = (Y*)
% LARM: LOAD ADDRESS REG. MULTIPLE
%(Y...Y+U) -> AR R...AR R+U
% MULTIPLE LOADS OBSERVE PAGE
% ADDRESSES
% B = Y
% C = :A: FIELD
% B = (RCA)
% A2 = PAGE REG NUM.
% A3 = AR R
% B HAS COUNT, LCI SET FOR R + 1 MOVE
% COUNT OF ZERO CAUSES ALL REG TO BE
% COUNT IN UHW OF A3
% ORIGIN ADDR IN B, RI
% STORE ADDRESS REGISTER(S)
% SARRY STORE ADDRESS REGISTER (REGISTER) C694100
% TYPE RB: (AR) A -> RM
% MAR2 = RA
% R = (RCA)
% A2 = REG NUM.
% PAGEREG EASE + REG #
% SEPARATE AMPCR ASSIGNMENTS
% B = (AR)
% B = :M: FIELD
% MAR2 = RM

```

```

1530 2F5C 0000 0070 0060
153E 66E0 0000 0000 0040

OP551:
153F 4000 0040 0030 0000
1540 8000 0000 0030 0000
1541 4000 2056 0000 0000
1542 3100 0000 0000 0000
1543 2F3C 0000 0030 0000
1544 4000 2056 0000 0000
1545 0F00 0000 0000 0000
1546 4000 0040 0010 0000
1547 3000 0000 0000 0000
1548 4000 0000 0030 0000
1549 2F3C 0000 0000 0000
154A 4000 0040 0030 0000
154B 4000 0000 0000 0000
154C 0000 0000 0000 0000
154D 3100 0000 0000 0000
154E 2F3C 0000 0000 0000
154F 4000 0040 0010 0000
1550 0000 0000 0000 0000
1551 5100 0000 0000 0000
1552 56F0 0000 0000 0040

OP553:
1553 5700 0000 0030 0000
1554 4000 0040 0030 0000
1555 4000 1000 0000 0000
1556 8000 0000 0000 0000
1557 4000 2056 0000 0000
1558 5100 0000 0000 0000
1559 2F3C 0000 0030 0000
155A 4000 2056 0000 0000
155B 0F00 0000 0000 0000
155C 4000 0040 1000 0000
155D 3000 0000 0000 0000
155E 4000 0040 0030 0000
155F 4000 0000 0000 0000
1560 0F00 0000 0000 0000
1561 6019 2001 0000 0000
1562 4000 0040 0000 0000
1563 4000 0001 0020 0000
1564 0000 0000 0000 0000
1565 4000 0040 1000 0000
1566 4000 0000 1000 0000
1567 4020 0000 0000 0000
1568 5600 0000 0000 0040

OPCODEF561:
1569 4E5C 0000 0030 0040

OPCODEF57:
156A 4E50 0000 0030 0040

```

EQUINPUT - 1 = CPCR  
 OPCODE - 1 = MPCR  
 5 R = B  
 4 = SAR; 15 = LIT  
 LIT AND R = B  
 REGSTACK - 1 = CPCR  
 EQUINPUT - 1 = CPCR  
 LIT AND R = A2  
 235 = LIT  
 A2 + AMPCR = MAR2  
 PAGEREQ = AMPCR  
 STEP  
 EQUINPUT - 1 = CPCR  
 B = MIR  
 A3 AND LIT = B  
 15 = LIT  
 REGSTACK - 1 = CPCR  
 EQUINPUT - 1 = CPCR  
 R L = BR2  
 COMP B = SAR  
 EQUINPUT - 1 = CPCR  
 OPCODE - 1 = MPCR

RMXFIELD - 1 = CPCR  
 B = MIR  
 A3 R = B  
 4 = SAR; 15 = LIT  
 LIT AND B = B  
 REGSTACK - 1 = CPCR  
 EQUINPUT - 1 = CPCR  
 LIT AND B = A2  
 235 = LIT; B = SAR  
 A2 + AMPCR = A3  
 PAGEREQ = AMPCR  
 E R = B  
 255 = LIT; COMP 16 = SAR  
 IF TRUE THEN LIT + 1 L = B; SKIP  
 B + 1 L = B  
 A3 L = BR1  
 COMP B = SAR  
 B = A3; BHI  
 A3 OR B = A3  
 MOVE - 1 = CPCR  
 OPCODE - 1 = MPCR

NOTIMP - 1 = MPCR  
 NOTIMP - 1 = MPCR

```

156B 5F9C 0000 0000 0060
156C 4809 C650 0C3C 00F0
156D 1F30 0000 0000 00CC
156E 4809 0000 0000 00F0
156F 4824 0000 0000 00F0

1570 1F40 0000 0000 0040
1571 1F50 0000 0000 004C
1572 1F60 0000 0000 004C
1573 1F7C 0000 0000 004C

1574 228C 0000 0000 0060
1575 4809 E155 1030 00F0
1576 00FC 0000 0C3C 00E0
1577 4809 E000 0000 00FC
1578 4809 C650 8B50 00F0
1579 2000 0000 0000 0060
157A 2F5C 0000 0000 0060
157B 56EC 0000 0000 0060

157C 2800 0000 0000 00F0
157D 228C 0000 0000 0060
157E 4809 0000 2000 00F0
157F 4809 0C41 0E3C 00F0
1580 0000 0000 0000 0020
1581 4809 0C40 0000 00FC
1582 4C09 C018 1020 00F0
1583 4809 E155 1020 00F0
1584 00FC 0000 0000 0040
1585 4809 C0C1 2070 00F0
1586 4809 C040 8B50 00FC
1587 4809 C05C 0B00 00F0
1588 4809 E0C0 0000 80FC
1589 4809 0C40 8B50 00F0
158A 4809 C041 0B00 00FC
158B 0000 0000 0000 0020
158C 4809 C040 8B50 00F0
158D 2F5C 0000 0000 0060
158E 2000 0000 0000 0060
158F 56EC 0000 0000 0040

1590 4809 2C56 2C70 00F0
1591 90F0 0000 0000 008C
1592 4809 0C40 8B50 00F0
1593 4809 2C56 0B70 00FC
1594 51CC 0000 0000 0060
1595 4809 0F41 0020 00F0
1596 0000 0000 0000 0030
1597 2F30 0000 0000 0060

0FC0DE60: XFC0DE - 1 = CPCR
A2 + AMPCR = AMPCR
0P60F - 1 = AMPCR
STEP
EXEC

0P600: 0P600 - 1 = MPCR
0P601 - 1 = MPCR
0P602 - 1 = MPCR
0P603 - 1 = MPCR

0P600:
CONTENTSA - 1 = CPCR
A3 AND LIT = A3
15 = LIT
A3 = SAR
R R = MIR, B
SETCCA - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P601:
IF LCI
CONTENTSA - 1 = CPCR
C = A2
B L = B
COMP 16 = SAR
B
IF MST THEN B111 = A2
A3 AND LIT = A3
15 = LIT, COMP 16 = SAR
A2 L = A2
R R = B
A2 OR B = B
A3 = SAR
B R = B
B L = B
COMP 16 = SAR
R R = D, MIR
EINPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

0P602:
LIT AND B = A2
15 = LIT, B = SAR
B R = B
LIT AND B = B
RESSTACK - 1 = CPCR
MAR L = B01
COMP B = SAR
EINPUT - 1 = CPCR

07018C0C D
07019C00 D
07020C0C U
07021000 D
07022C00 D
07023C00 D
07024C00 U
07025C00 D
07026C0C D
07027C00 D
07028C00 D
07029000 D
07030C00 D
07031C00 D
07032C00 D
07033C00 U
07034C00 D
07035C00 U
07036C0C D
07037C0C D
07038C00 D
07039C00 D
07040C00 D
07041C00 D
07042C00 D
07043C00 D
07044C0C D
07045C00 D
07046C00 D
07047C0C D
07048C00 D
07049C0C C
07050C0C D
07051C00 D
07052C00 D
07053C00 D
07054C00 D
07055C0C L
07056C00 D
07057C0C D
07058C0C D
07059C0C D
07060C0C D
07061C00 D
07062C00 D
07063C00 D
07064C00 D
07065C00 D
07066C00 D
07067C00 D
07068C00 D
07069C00 D
07070C00 D
07071C0C D
07072C00 D
07073C00 D
07074C00 D
07075C00 D
07076C00 D
07077C00 D

```



```

1598 4809 0041 1000 0000
1599 0010 0000 0000 0000
159A 4809 2F5C 0010 0000
159B 2F3C 0000 0000 0000
159C 4809 EC5C 1000 0000
159D 4809 0000 0000 0000
159E 4809 0000 9800 0000
159F 2000 0000 0000 0000
15A0 4809 0001 0800 0000
15A1 0000 0000 0000 0000
15A2 4809 0040 9000 0000
15A3 2F5C 0000 0000 0000
15A4 4809 0000 0000 2000
15A5 4809 0040 8000 0000
15A6 0000 0000 0000 0000
15A7 4809 0000 8000 0000
15A8 0000 0000 0000 0000
15A9 2F5C 0000 0000 0000
15AA 5600 0000 0000 0000

15AB 4809 2C55 2000 0000
15AC 0000 0000 0000 0000
15AD 2809 0040 8000 0000
15AE 8000 0000 0000 0000
15AF 4809 2C55 0000 0000
15B0 5100 0000 0000 0000
15B1 4809 0041 0000 0000
15B2 0000 0000 0000 0000
15B3 2F3C 0000 0000 0000
15B4 4809 0041 0000 0000
15B5 0000 0000 0000 0000
15B6 4809 0040 0000 0000
15B7 4809 0000 0000 0000
15B8 0010 0000 0000 0000
15B9 4809 EC5C 1000 0000
15BA 4809 2F5C 0010 0000
15BB 2F3C 0000 0000 0000
15BC 4809 0000 9000 0000
15BD 0000 0000 0000 0000
15BE 4809 0001 1000 0000
15BF 4809 EC5C 1000 0000
15C0 4809 0000 0000 0000
15C1 4809 0000 9000 0000
15C2 4809 0000 0000 0000
15C3 2000 0010 0000 0000
15C4 4809 0041 0000 0000
15C5 4809 EC5C 1000 0000
15C6 2000 0000 0000 0000
15C7 4809 0001 2000 0000
15C8 0000 0000 0000 0000
15C9 4809 0000 8000 0000
15CA 2F5C 0000 0000 0000
15CB 4809 0000 0000 2000
15CC 4809 0040 8000 0000
15CD 0000 0000 0000 0000
15CE 4809 0000 8000 0000

0F603:
LIT AND R = A2
15 = LIT
B R = B; IF LC1
4 = SAR; 15 = LIT
LIT AND R = 6
REGSTACK - 1 = CPCR
B MAR L = BR1
COMP B = SAR
INPUT - 1 = CPCR
R L = B
COMP 16 = SAR
B
IF M57 THEN SET LC1
COMP 16 = SAR; 1 = LIT
A3 OR B = A3
LIT OR B MAR = MAR2
INPUT - 1 = CPCR
A3 R = A3
16 = SAR
A3 L = A3
A3 OR B = A3
A2 = SAR
A3 R = A3
0 = 0
IF LC1 THEN 0111 = B
B L = B
A3 OR B = A3; B; SET LC1
SETCCA - 1 = CPCR
A3 L = A2
COMP 16 = SAR
A2 R = MIR
EOUTPUT - 1 = CPCR
ASR
MAR R = MAR2
R = SAR
A3 R = MIR

% L = A3
% 16 = SAR; 1 = LIT
% LIT OR B MAR = MAR2
% INPUT - 1 = CPCR
% A3 OR B = A3
% A2 = SAR
% A3 R = A3; B; SET LC1
% SETCCA - 1 = CPCR
% A3 L = B
% COMP 16 = SAR
% B R = MIR
% ASR
% MAR R = MAR2
% R = SAR
% A3 R = MIR

% NEW (R(A+1))
% WRITE NEW R(A+1)
% REFERENCE BR1
% R(A)
% (R(A))
% (R(A))

% RL TYPE ALG RIGHT DOUBLE SHIFT
% RIGHT SHIFT (R(A),R(A+1)), M (C-3)
% SIGN FILL AND SET CC
% ISOLATE "H" FIELD

% PUT B IN THE ADDER
% NEG SIGN FLAG
% A3 = (R(A))/INSTRUCTION
% R(A+1)
% (R(A+1)) INTO B
% CLEAR LHM OF A3
% A3 = (R(A))/R(A+1)
% PERFORM SHIFT
% B = 1111/0000 OR B = 0000/0000
% SET THE CONDITION BITS
% (R(A+1)) SHIFTED INTO MIR
% REFERENCE BR1
% R(A)

```

15CF 300C 0000 0000 0020	16 = SAR	% WRITE NEW (R(A))	07138000 D
15D0 2F5C 0000 0000 0060	EOUTPUT - 1 = CPCR	%	07139000 D
15D1 66EC 0000 0000 0040	OPCODE - 1 = MPCR	%	07140000 D
		%	07141000 C
15D2 5F9C 0000 0000 0060	OPCODE61: XFCODE - 1 = CPCR	% "F" INTO A2	07142000 D
15D3 4809 C640 0000 0000	A2 + AMPCR = AMPCR	%	07143000 D
15D4 1F80 0000 0000 0000	OP61F - 1 = AMPCR	%	07144000 C
15D5 4809 C000 0000 0000	STEP	%	07145000 D
15D6 4824 0000 0000 0000	EXEC	%	07146000 D
15D7 1F90 C000 0000 0040	OP610: OP610 - 1 = MPCR	%	07147000 D
15D8 1FAC 0000 0000 0040	OP611 - 1 = MPCR	%	07148000 D
15D9 1F80 C000 0000 0040	OP612 - 1 = MPCR	%	07149000 D
15DA 1F00 0000 0000 0040	OP613 - 1 = MPCR	%	07150000 D
		%	07151000 D
		%	07152000 D
		%	07153000 D
		%	07154000 D
		%	07155000 D
		%	07156000 D
		%	07157000 C
		%	07158000 D
		%	07159000 C
		%	07160000 D
		%	07161000 D
		%	07162000 D
		%	07163000 C
		%	07164000 D
		%	07165000 D
		%	07166000 D
		%	07167000 D
		%	07168000 D
		%	07169000 D
		%	07170000 D
		%	07171000 D
		%	07172000 D
		%	07173000 D
		%	07174000 C
		%	07175000 D
		%	07176000 D
		%	07177000 D
		%	07178000 D
		%	07179000 D
		%	07180000 D
		%	07181000 D
		%	07182000 D
		%	07183000 D
		%	07184000 D
		%	07185000 D
		%	07186000 D
		%	07187000 C
		%	07188000 C
		%	07189000 D
		%	07190000 D
		%	07191000 D
		%	07192000 D
		%	07193000 D
		%	07194000 D
		%	07195000 D
		%	07196000 D
		%	07197000 D

15E0 4809 2C56 2000 0000	LIT AND B = A2	% RL TYPE ALG LEFT SINGLE SHIFT	07138000 D
15E1 80C0 C000 0000 0000	15 = LIT, 4 = SAR	% (R(A)) M (0-3) PLACES, ZERO FILL	07139000 D
15E2 4809 C640 0000 0000	B R = B	% SET CC AND SET OVERFLOW BIT	07140000 D
15E3 510C 0000 0000 0000	LIT AND B = B	% "M" FIELD INTO A2	07141000 C
15E4 4809 2C56 0000 0000	REGSTACK - 1 = CPCR	%	07142000 D
15E5 2F3C 0000 0000 0000	EINPUT - 1 = CPCR	% ISOLATE "A"	07143000 D
15E6 4809 C000 0000 0000	NOT A2 = A2	% (R(A)) INTO E	07144000 C
15E7 4809 C000 0000 0000	A2 + 1 = SAR	% PERFORM LEFT SHIFT	07145000 D
15E8 4809 C000 0000 0000	B L = B	%	07146000 D
15E9 4809 C000 0000 0000	B L = A2	%	07147000 D
15EA 4809 C000 0000 0000	16 = SAR	%	07148000 D
15EB 4809 C000 0000 0000	NOT A2	%	07149000 D
15EC 4809 C000 0000 0000	IF NOT A2 THEN SET LC1	% SET THE OVERFLOW BIT	07150000 D
15ED 4809 C000 0000 0000	OVBIT - 1 = CPCR	%	07151000 D
15EE 4809 C000 0000 0000	B L = B	%	07152000 D
	COMP 16 = SAR	% LEFT SHIFTED (R(A))	07153000 D
	R R = MIR, B	% WRITE NEW (R(A))	07154000 C
	EOUTPUT - 1 = CPCR	% SET THE CONDITION BITS	07155000 D
	SETCCA - 1 = CPCR	%	07156000 D
	OPCODE - 1 = MPCR	%	07157000 D
		%	07158000 D
		%	07159000 D
		%	07160000 D
		%	07161000 D
		%	07162000 D
		%	07163000 D
		%	07164000 D
		%	07165000 D
		%	07166000 D
		%	07167000 D
		%	07168000 D
		%	07169000 D
		%	07170000 D
		%	07171000 D
		%	07172000 D
		%	07173000 D
		%	07174000 C
		%	07175000 D
		%	07176000 D
		%	07177000 D
		%	07178000 D
		%	07179000 D
		%	07180000 D
		%	07181000 D
		%	07182000 D
		%	07183000 D
		%	07184000 D
		%	07185000 D
		%	07186000 D
		%	07187000 C
		%	07188000 C
		%	07189000 D
		%	07190000 D
		%	07191000 D
		%	07192000 D
		%	07193000 D
		%	07194000 D
		%	07195000 D
		%	07196000 D
		%	07197000 D

15F0 4809 2C56 2000 0000	LIT AND B = A2	% TYPE RL CIRCULAR LEFT SHIFT	07138000 D
15F1 80C0 C000 0000 0000	15 = LIT, 4 = SAR	% (R(A)) SHIFTED M (0-3) PLACES, SET CC	07139000 D
15F2 4809 C640 0000 0000	B R = B	% "M" INTO A2	07140000 D
15F3 510C 0000 0000 0000	LIT AND B = B	%	07141000 C
15F4 4809 2C56 0000 0000	REGSTACK - 1 = CPCR	% ISOLATE "A" FIELD	07142000 D
15F5 2F3C 0000 0000 0000	EINPUT - 1 = CPCR	% (R(A)) INTO R	07143000 D
15F6 4809 C000 0000 0000	NOT A2 = A2	%	07144000 C
15F7 4809 C000 0000 0000	A2 + 1 = SAR	%	07145000 D
15F8 4809 C000 0000 0000	B L = B	%	07146000 D
15F9 4809 C000 0000 0000	B L = A2	%	07147000 D
15FA 4809 C000 0000 0000	16 = SAR	%	07148000 D
15FB 4809 C000 0000 0000	NOT A2	%	07149000 D
15FC 4809 C000 0000 0000	IF NOT A2 THEN SET LC1	% SET THE OVERFLOW BIT	07150000 D
15FD 4809 C000 0000 0000	OVBIT - 1 = CPCR	%	07151000 D
15FE 4809 C000 0000 0000	B L = B	%	07152000 D
	COMP 16 = SAR	% LEFT SHIFTED (R(A))	07153000 D
	R R = MIR, B	% WRITE NEW (R(A))	07154000 C
	EOUTPUT - 1 = CPCR	% SET THE CONDITION BITS	07155000 D
	SETCCA - 1 = CPCR	%	07156000 D
	OPCODE - 1 = MPCR	%	07157000 D
		%	07158000 D
		%	07159000 D
		%	07160000 D
		%	07161000 D
		%	07162000 D
		%	07163000 D
		%	07164000 D
		%	07165000 D
		%	07166000 D
		%	07167000 D
		%	07168000 D
		%	07169000 D
		%	07170000 D
		%	07171000 D
		%	07172000 D
		%	07173000 D
		%	07174000 C
		%	07175000 D
		%	07176000 D
		%	07177000 D
		%	07178000 D
		%	07179000 D
		%	07180000 D
		%	07181000 D
		%	07182000 D
		%	07183000 D
		%	07184000 D
		%	07185000 D
		%	07186000 D
		%	07187000 C
		%	07188000 C
		%	07189000 D
		%	07190000 D
		%	07191000 D
		%	07192000 D
		%	07193000 D
		%	07194000 D
		%	07195000 D
		%	07196000 D
		%	07197000 D



```

1632 4809 C0C0 0C3C 00F0
1633 19C9 E0C1 9B7C 00F0
1634 2C0D 0000 007C 006C
1635 1809 E0C1 0B7C 00F0
1636 000C 0000 0000 0020
1637 1809 0C40 0B3C 00F0
1638 2F50 00C0 0C0C 006C
1639 4809 0000 0000 20F0
163A 4809 CF43 801C 00F0
163B 000C 00C0 0C3C 0010
163C 1809 E0C0 803C 00FC
163D 000C 00C0 0C3C 0020
163E 2F5C 00C0 0000 0060
163F 56E0 00C0 0C3C 004C

1640 3F9C C0C0 003C 0060
1641 4809 C643 0C3C 00F0
1642 1F0C 00C0 0C3C 00C0
1643 4809 0000 0C3C 00FC
1644 4824 0000 0C3C 00F0

1645 1FEC 0000 007C 004C
1646 1FEC 0000 0C3C 004C
1647 200C 00C0 0000 004C
1648 2010 00C0 0C3C 004C

1649 228C C0C0 003C 0060
164A 4809 C041 2C3C 00FC
164B 00F0 00C0 007C 00A0
164C 4E30 E156 007C 00F0
164D 4809 0C41 0B3C 00F0
164E 4849 CC5E 0C3C 00FC
164F 78C9 0000 0C3C 00FC
1650 1E70 0C3C 0C7C 006C
1651 4F1C 00C0 0C7C 0060
1652 4809 0000 007C 00FC
1653 4809 0C40 8B3C 00F0
1654 0000 00C0 0C3C 002C
1655 200C 00C0 007C 006C
1656 2F5C C0C0 0C3C 0060
1657 56EC 00C0 007C 004C

1658 4809 2C56 0C3C 00F0
1659 9CFC 00C0 0C3C 0080
165A 4809 0C40 8B3C 00FC
165B 4809 2C55 0B3C 00F0
165C 510C 0000 0C3C 0060
165D 4809 0F41 007C 00FC
165E 000C 00C0 0C3C 003C
165F 2F3C 00C0 0C3C 0060
1660 4809 0C41 2C3C 00F0
1661 001C 00C0 0C3C 004C

A2 + 1 = SAR
A3 C = A3,B1 SET LC1
SETCCA - 1 = CPCR
A3 L = B
COMP 16 = SAR
B R = MIR
EQUINPUT - 1 = CPCR
ASR
PHAR R = MAR2
R = SAR
A3 R = MIR
16 = SAR
EQUINPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE62: XFCODE - 1 = CPCR
A2 + ANPCR = ANPCR
OP62F - 1 = ANPCR
STEP
EXEC
CP620 - 1 = MPCR
OP621 - 1 = MPCR
OP622 - 1 = MPCR
OP623 - 1 = MPCR

OP620:
CONTENTSRA - 1 = CPCR
R L = A2
COMP 16 = SAR; 15 = LIT
A3 AND LIT = B
R L = B
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
RHI
B R = MIR,B
16 = SAR
SETCCA - 1 = CPCR
EQUINPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP621:
LIT AND B = MIR
15 = LIT; 4 = SAR
B R = B
LIT AND B = B
PESTACK - 1 = CPCR
PHAR L = BR1
COMP B = SAR
FINPUT - 1 = CPCR
R L = A2
C7MP 16 = SAR / 1 = LIT

% CIRCULAR SHIFT
% SET THE CONDITION BITS
% OUTPUT (RCA+1)
% REF RRI
% (RCA) INTO MIR
% OUTPUT SHIFTED (RCA)
% *F* INTO A2
% TYPE RL SUBTRACT, (RCA)--M-R(A)
% SET (C, CARRY AND OV BITS)
% (RCA) INTO MS WORD OF A2
% *M* INTO B
% *M* INTO MS WORD OF B
% NEW (RCA) INTO LS WORD OF MIR,B
% SET THE CONDITION BITS
% (RCA)--M INTO R(A)
% TYPE RL LITERAL SUBTRACT DOUBLE
% (RCA),RCA+1) - M = R(A),R(A+1)
% SET (C, CARRY AND OV BITS)
% *M* INTO MIR
% SHIFT "A" TO LS 4 BITS
% ISOLATE "A" FIELD
% TEMP STORAGE
% (RCA) INTO B
% (RCA) INTO MS WORD OF A2

```





1695	1E70	0000	0000	0060	CARRY - 1 = CPCR	07378000	0
1696	9F10	0000	0000	0060	CHECKOV - 1 = CPCR	07379000	0
1697	95C9	0000	0000	0060	BMI1 SET LC1	07380000	0
1698	2000	0000	0000	0060	SETCCA - 1 = CPCR	07381000	0
1699	4809	0000	0000	0060	BMI	07382000	0
169A	4809	0C41	2000	0060	E L = A2	07383000	0
169B	0000	0000	0000	0020	COMP 16 = SAR	07384000	0
169C	4809	CC40	8000	0060	R R = B	07385000	0
169D	4809	CC00	8000	0060	A2 R = MIR	07386000	0
169E	2F5C	0000	0000	0060	FOUTPUT - 1 = CPCR	07387000	0
169F	4809	0000	0000	0060	ASR	07388000	0
16A0	4809	0F43	8000	0060	BMAR R = MAR2	07389000	0
16A1	0000	0000	0000	0010	B = SAR	07390000	0
16A2	4809	0C41	2000	0060	R = MIR	07391000	0
16A3	2F5C	0000	0000	0060	FOUTPUT - 1 = CPCR	07392000	0
16A4	56E0	0000	0000	0040	OPCODE - 1 = MPCR	07393000	0
						07394000	0
						07395000	0
16A5	5F9D	0000	0000	0060	OPCODE63: XFCODE - 1 = CPCR	07396000	0
16A6	4809	CC40	8000	0060	A2 + AMPCR = AMPCR	07397000	0
16A7	2000	0000	0000	0060	OP63F - 1 = AMPCR	07398000	0
16A8	4809	0000	0000	0060	STEP	07399000	0
16A9	4824	0000	0000	0060	EXEC	07400000	0
16AA	2030	0000	0000	0040	OP630 - 1 = MPCR	07401000	0
16AB	2040	0000	0000	0040	OP631 - 1 = MPCR	07402000	0
16AC	2050	0000	0000	0040	OP632 - 1 = MPCR	07403000	0
16AD	2060	0000	0000	0040	OP633 - 1 = MPCR	07404000	0
						07405000	0
						07406000	0
						07407000	0
16AE	4809	2C55	0000	0060	LIT AND B = B	07408000	0
16AF	80FF	0000	0000	0080	15 = LIT; 4 = SAR	07409000	0
16B0	4809	0000	0000	0060	R = MIR	07410000	0
16B1	4809	0000	0000	0060	A3 R = B	07411000	0
16B2	4809	2C55	0000	0060	LIT AND B = B	07412000	0
16B3	51CC	0000	0000	0060	REGSTACK - 1 = CPCR	07413000	0
16B4	2F50	0000	0000	0060	EOUTPUT - 1 = CPCR	07414000	0
16B5	2180	0000	0000	0060	SET00 - 1 = CPCR	07415000	0
16B6	56E0	0000	0000	0040	OPCODE - 1 = MPCR	07416000	0
						07417000	0
						07418000	0
						07419000	0
						07420000	0
16B7	4809	2C55	0000	0060	LIT AND B = MIR	07421000	0
16B8	00FF	0000	0000	0060	15 = LIT	07422000	0
16B9	4809	0000	0000	0060	A3 = B	07423000	0
16BA	228C	0000	0000	0060	CONTENTISRA - 1 = CPCR	07424000	0
16BB	4809	0C41	2000	0060	R L = A2, BMI	07425000	0
16BC	0000	0000	0000	0020	COMP 16 = SAR	07426000	0
16BD	4809	0000	0000	0060	B L = B	07427000	0
16BE	2000	0000	0000	0060	SETCC - 1 = CPCR	07428000	0
16BF	4849	CC5E	0000	0060	A2 - B = MIR; SET LC2	07429000	0
16C0	7809	0000	0000	0060	IF ADV THEN SET LC1	07430000	0
16C1	1E70	0000	0000	0060	CARRY - 1 = CPCR	07431000	0
16C2	9F10	0000	0000	0060	CHECKOV - 1 = CPCR	07432000	0
16C3	56E0	0000	0000	0040	OPCODE - 1 = MPCR	07433000	0
						07434000	0
						07435000	0
						07436000	0
						07437000	0

0P632:

```

1604 2809 0C40 0B70 C0FC
1605 90FC 0C00 0C70 0080
1606 4809 2C56 0000 C0F0
1607 510C 0C00 0000 C060
1608 4809 0F41 0C70 00FC
1609 0000 0000 0030 0030
160A 4809 0F45 0B30 C0FC
160B 510C 0C00 0000 0060
160C 2F3C 0000 0000 C060
160D 4809 0F45 2030 00F0
160E 90FC 0C00 0000 00E0
160F 4C60 0C00 0030 C060
1610 4809 0B00 0030 00F0
1611 200C 0C00 0000 C060
1612 4809 0C01 0030 00F0
1613 000C 0C00 0C70 0020
1614 4809 0C40 0030 C0FC
1615 2F5C 0C00 0C70 0060
1616 4809 0C00 0000 20F0
1617 4809 0F43 001C 00F0
1618 0000 0C00 0C00 0010
1619 4809 0C00 0030 00F0
161A 0000 0000 0030 0020
161B 2F5C 0C00 0000 C060
161C 56E0 0000 0030 0040

```

0P633:

```

16DD 4809 2C55 0B00 00F0
16DE 00FC 0C00 0C00 00AC
16DF 4809 0F41 0030 00F0
16E0 4809 0C00 0000 00FC
16E1 500C 0C00 0000 00C0
16E2 4809 2C55 0000 00C0
16E3 510C 0C00 0000 C060
16E4 4809 0F41 0C20 00F0
16E5 0000 0000 0030 0030
16E6 2F3C 0000 0000 0060
16E7 4809 0C41 2030 00F0
16E8 0C0C 0C00 0000 0C2C
16E9 4809 0F46 0B30 C0FC
16EA 510C 0C00 0000 0060
16EB 2F30 0C00 0000 0060
16EC 49C9 0C5C 2030 00F0
16ED 2400 0000 0030 C060
16EE 4809 0000 0000 20F0
16EF 4809 0F43 0C1C 00F0
16F0 0000 0000 0030 0010
16F1 4809 0C00 0030 00FC
16F2 2F5C 0C00 0C00 0060
16F3 4809 0C00 0030 00FC
16F4 200C 0000 0000 0060
16F5 4809 0F45 0B70 00F0
16F6 510C 0C00 0030 0060
16F7 2F5C 0C00 0C70 0060
16F8 5050 0C00 0000 C060

```

% TYPE RL LITERAL MULTIPLY  
% R(A+1) X N = (R(A),R(A+1)), SET CC

% ISOLATE \*A\*

% TEMP STORAGE

% R(A+1)

% R(A+1) INTO PAR2

% (R(A+1)) INTO B

% \*N\* INTO A2

% (R(A+1)) X N INTO A3

% PRODUCT INTO B, MIR

% SET THE CONDITION BITS

% (R(A+1))

% REF ER1

% R(A)

% (R(A))

LIT AND B = B

15 = LIT; COMP 1C = SAR

B L = MIR

A3 R = B

4 = SAR

LIT AND B = E

REGSTACK - 1 = CPCR

BHAR L = BR1

COMP 3 = SAR

INPUT - 1 = CPCR

R L = A2

COMP 16 = SAR

BHAR + 1 = B

REGSTACK - 1 = CPCR

INPUT - 1 = CPCR

A2 OR B = A2,8MI; SET

DIV - 1 = CPCR

ASR

BHAR R = MAR2

8 = SAR

A2 = MIR

OUTPUT - 1 = CPCR

SETCCA - 1 = CPCR

BHAR + 1 = B

REGSTACK - 1 = CPCR

OUTPUT - 1 = CPCR

CLEAROV - 1 = CPCR

% TYPE RL LITERAL DIVIDE  
% (R(A),R(A+1))/M = R(A+1), REMAINDER  
% INTO R(A), SET CC AND OV

% ISOLATE \*M\*

% LEFT JUSTIFY DIVISOR

% ISOLATE \*A\*

% R(A) INTO MAR2

% STORE R(A)

% (R(A)) INTO F

% P(A+1)

% F(A+1) INTO MAR2

% (R(A+1)) INTO B

LC1 X A2 = (R(A))/(R(A+1))

% REF ER1

% R(A)

% REMAINDER

% QUOTIENT INTO B, MIR

% SET THE CONDITION CODE

% P(A+1)

% R(A+1) INTO MAR2

% QUOTIENT INTO R(A+1)

% SET OV BIT

```

1AF9 56EC 00C0 C000 0040
16FA 5F9C 00C0 C000 006C
16FB 4809 C640 0040 C06C
16FC 2C7C 00C0 C000 00C0
16FD 4809 00C0 00C0 00C0
16FE 4824 00C0 00C0 00C0
16FF 300C 00C0 00C0 0040
1700 300C 00C0 00C0 0040
1701 300C 00C0 00C0 0040
1702 208C 00C0 00C0 0040

1703 4849 C000 C0C0 00C0
1704 570C 00C0 00C0 00C0
1705 4809 0C41 0C10 C0C0
1706 00C0 00C0 0C00 0030
1707 505C 00C0 0C00 00C0
1708 4809 0C41 003C 00C0
1709 00C0 00C0 0C00 0020
170A 4809 EFC0 00C0 C0C0
170B 228C 00C0 0C00 00C0
170C 4809 0C41 2020 00C0
170D 00C0 C0C0 0C00 0020
170E 300C 0C43 0C00 00C0
170F 209C 00C0 0C3C 004C
1710 4809 0C40 80C0 00C0
1711 00C0 00C0 0C00 0030
1712 4809 0C41 0800 00C0
1713 00C0 C0C0 00C0 0020
1714 4849 C05E 0C80 00C0
1715 78C9 00C0 0C00 00C0
1716 1E70 00C0 0C00 00C0
1717 4F1C 00C0 0C00 00C0
1718 4809 00C0 0070 00C0
1719 4809 0C40 803C 00C0
171A 00C0 0C00 0C3C 0020
171B 2F5C 00C0 0C70 00C0
171C 200C 00C0 0000 00C0
171D 66EC 00C0 0000 0040
171E 4809 0C41 0800 40F0
171F 00C0 C0C0 0000 0C30
1720 4809 0C40 800C 00C0
1721 7130 00C0 C0C0 005C

1722 5F9C 00C0 0C3C 0060
1723 4809 C640 0C40 00C0
1724 26AC 00C0 0C00 00C0
1725 4809 C0C0 C0C0 00C0
1726 4824 00C0 00C0 00C0
1727 300C 00C0 00C0 0040
1728 300C 00C0 00C0 0040
1729 300C 00C0 00C0 0040

UPCODE - 1 = MPCR
OPCODE64: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP64F - 1 = AMPCR
STEP
EXEC
OP64F: FAULT - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP643 - 1 = MPCR

OP643:
SET LC2
RXFIELD - 1 = CPCR
B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENISHA - 1 = CPCR
B L = A2,BMI
COMP 16 = SAR
IF LC2 THEN STEP ELSE SKIP
LS643 - 1 = MPCR
B R = B
24 = SAR
B L = B
COMP 16 = SAR
A2 - B = MIR; SET LC2
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
PMI
B R = B; MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
R L = B; CSAR
COMP 8 = SAR
B R = B
C643 - 1 = MPCR

OPCODE65: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP65F - 1 = AMPCR
STEP
EXEC
OP65F: FAULT - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR

C7498C00 0
07499C00 0
07500C00 0
07501C00 0
07502C00 0
07503C00 0
07504C00 0
07505C00 0
07506C00 0
07507C00 0
07508C00 0
07509C00 0
07510C00 0
07511C00 0
07512C00 0
07513C00 0
07514C00 0
07515C00 0
07516C00 0
07517C00 0
07518C00 0
07519C00 0
07520C00 0
07521C00 0
07522C00 0
07523C00 0
07524C00 0
07525C00 0
07526C00 0
07527C00 0
07528C00 0
07529C00 0
07530C00 0
07531C00 0
07532C00 0
07533C00 0
07534C00 0
07535C00 0
07536C00 0
07537C00 0
07538C00 0
07539C00 0
07540C00 0
07541C00 0
07542C00 0
07543C00 0
07544C00 0
07545C00 0
07546C00 0
07547C00 0
07548C00 0
07549C00 0
07550C00 0
07551C00 0
07552C00 0
07553C00 0
07554C00 0
07555C00 0
07556C00 0
07557C00 0

```



[illegible]

1758 228C 0C00 0000 0060	CONTENTSRA - 1 = CPCR	07618100 0
1759 4809 0C41 2030 00F0	B L = A2, BHI	07619C00 0
1750 0000 0000 0000 0020	COMP 16 = SAR	07620000 0
1751 3808 0000 0000 00F0	IF LC2 THEN STEP ELSE SKIP	07621C00 0
1752 2CFC 0C00 0000 0040	LS663 - 1 = MPCR	07622E00 0
1753 4809 0C40 8800 00F0	B R = B	07623C00 0
1754 0000 0000 0000 0030	24 = SAR	07624C00 0
1755 4809 0C41 1800 00F0	B L = B, A3	07625000 0
1756 0000 0000 0000 0020	COMP 16 = SAR	07626C00 0
1757 4849 0C5E 0030 00F0	A2 - B = MIR, SET LC2	07627C00 0
1758 78C9 00C0 0000 00F0	IF ADV THEN SET LC1	07628C00 0
1759 1E70 00C0 0000 0060	CARRY - 1 = CPCR	07629C00 0
1760 4F1C 00C0 0000 0060	CHECKOV - 1 = CPCR	07630C00 0
1761 4809 0C41 1800 00F0	A3 = B	07631C00 0
1762 0000 0000 0000 00F0	SETCC - 1 = CPCR	07632C00 0
1763 2C00 00C0 0000 0060	OPCODE - 1 = MPCR	07633C00 0
1764 56EC 00C0 0000 0040	B L = B, CSAR	07634C00 0
1765 4809 0C41 0030 00F0	COMP 8 = SAR	07635C00 0
1766 0000 0000 0000 0030	B R = B, A3	07636C00 0
1767 763C 00C0 0000 0050	C663 - 1 = MPCR	07637C00 0
1768 5F90 00C0 0000 0060	OPCODE67: XFCODE - 1 = CPCR	07638C00 0
1769 4809 0C40 0040 00F0	A2 + AMPCR = AMPCR	07639C00 0
1770 2100 00C0 0000 00C0	OP67F - 1 = AMPCR	07640C00 0
1771 4809 0C41 0030 00F0	STEP	07641C00 0
1772 4824 00C0 0030 00F0	EXEC	07642C00 0
1773 4824 00C0 0030 00F0		07643C00 0
1774 4824 00C0 0030 00F0		07644C00 0
1775 4824 00C0 0030 00F0		07645C00 0
1776 4824 00C0 0030 00F0		07646C00 0
1777 2110 00C0 0030 0040		07647C00 0
1778 4824 00C0 0030 00F0		07648C00 0
1779 4824 00C0 0030 00F0		07649C00 0
1780 4824 00C0 0030 00F0		07650C00 0
1781 4824 00C0 0030 00F0		07651C00 0
1782 4824 00C0 0030 00F0		07652C00 0
1783 4824 00C0 0030 00F0		07653C00 0
1784 4824 00C0 0030 00F0		07654C00 0
1785 4824 00C0 0030 00F0		07655C00 0
1786 4824 00C0 0030 00F0		07656C00 0
1787 4824 00C0 0030 00F0		07657C00 0
1788 4824 00C0 0030 00F0		07658C00 0
1789 4824 00C0 0030 00F0		07659C00 0
1790 4824 00C0 0030 00F0		07660C00 0
1791 4824 00C0 0030 00F0		07661C00 0
1792 4824 00C0 0030 00F0		07662C00 0
1793 4824 00C0 0030 00F0		07663C00 0
1794 4824 00C0 0030 00F0		07664C00 0
1795 4824 00C0 0030 00F0		07665C00 0
1796 4824 00C0 0030 00F0		07666C00 0
1797 4824 00C0 0030 00F0		07667C00 0
1798 4824 00C0 0030 00F0		07668C00 0
1799 4824 00C0 0030 00F0		07669C00 0
1800 4824 00C0 0030 00F0		07670C00 0
1801 4824 00C0 0030 00F0		07671C00 0
1802 4824 00C0 0030 00F0		07672C00 0
1803 4824 00C0 0030 00F0		07673C00 0
1804 4824 00C0 0030 00F0		07674C00 0
1805 4824 00C0 0030 00F0		07675C00 0
1806 4824 00C0 0030 00F0		07676C00 0
1807 4824 00C0 0030 00F0		07677C00 0
1808 4824 00C0 0030 00F0		07678C00 0
1809 4824 00C0 0030 00F0		07679C00 0
1810 4824 00C0 0030 00F0		07680C00 0
1811 4824 00C0 0030 00F0		07681C00 0
1812 4824 00C0 0030 00F0		07682C00 0
1813 4824 00C0 0030 00F0		07683C00 0
1814 4824 00C0 0030 00F0		07684C00 0
1815 4824 00C0 0030 00F0		07685C00 0
1816 4824 00C0 0030 00F0		07686C00 0
1817 4824 00C0 0030 00F0		07687C00 0
1818 4824 00C0 0030 00F0		07688C00 0
1819 4824 00C0 0030 00F0		07689C00 0
1820 4824 00C0 0030 00F0		07690C00 0
1821 4824 00C0 0030 00F0		07691C00 0
1822 4824 00C0 0030 00F0		07692C00 0
1823 4824 00C0 0030 00F0		07693C00 0
1824 4824 00C0 0030 00F0		07694C00 0
1825 4824 00C0 0030 00F0		07695C00 0
1826 4824 00C0 0030 00F0		07696C00 0
1827 4824 00C0 0030 00F0		07697C00 0
1828 4824 00C0 0030 00F0		07698C00 0
1829 4824 00C0 0030 00F0		07699C00 0
1830 4824 00C0 0030 00F0		07700C00 0
1831 4824 00C0 0030 00F0		07701C00 0
1832 4824 00C0 0030 00F0		07702C00 0
1833 4824 00C0 0030 00F0		07703C00 0
1834 4824 00C0 0030 00F0		07704C00 0
1835 4824 00C0 0030 00F0		07705C00 0
1836 4824 00C0 0030 00F0		07706C00 0
1837 4824 00C0 0030 00F0		07707C00 0
1838 4824 00C0 0030 00F0		07708C00 0
1839 4824 00C0 0030 00F0		07709C00 0
1840 4824 00C0 0030 00F0		07710C00 0
1841 4824 00C0 0030 00F0		07711C00 0
1842 4824 00C0 0030 00F0		07712C00 0
1843 4824 00C0 0030 00F0		07713C00 0
1844 4824 00C0 0030 00F0		07714C00 0
1845 4824 00C0 0030 00F0		07715C00 0
1846 4824 00C0 0030 00F0		07716C00 0
1847 4824 00C0 0030 00F0		07717C00 0
1848 4824 00C0 0030 00F0		07718C00 0
1849 4824 00C0 0030 00F0		07719C00 0
1850 4824 00C0 0030 00F0		07720C00 0
1851 4824 00C0 0030 00F0		07721C00 0
1852 4824 00C0 0030 00F0		07722C00 0
1853 4824 00C0 0030 00F0		07723C00 0
1854 4824 00C0 0030 00F0		07724C00 0
1855 4824 00C0 0030 00F0		07725C00 0
1856 4824 00C0 0030 00F0		07726C00 0
1857 4824 00C0 0030 00F0		07727C00 0
1858 4824 00C0 0030 00F0		07728C00 0
1859 4824 00C0 0030 00F0		07729C00 0
1860 4824 00C0 0030 00F0		07730C00 0
1861 4824 00C0 0030 00F0		07731C00 0
1862 4824 00C0 0030 00F0		07732C00 0
1863 4824 00C0 0030 00F0		07733C00 0
1864 4824 00C0 0030 00F0		07734C00 0
1865 4824 00C0 0030 00F0		07735C00 0
1866 4824 00C0 0030 00F0		07736C00 0
1867 4824 00C0 0030 00F0		07737C00 0
1868 4824 00C0 0030 00F0		07738C00 0
1869 4824 00C0 0030 00F0		07739C00 0
1870 4824 00C0 0030 00F0		07740C00 0
1871 4824 00C0 0030 00F0		07741C00 0
1872 4824 00C0 0030 00F0		07742C00 0
1873 4824 00C0 0030 00F0		07743C00 0
1874 4824 00C0 0030 00F0		07744C00 0
1875 4824 00C0 0030 00F0		07745C00 0
1876 4824 00C0 0030 00F0		07746C00 0
1877 4824 00C0 0030 00F0		07747C00 0
1878 4824 00C0 0030 00F0		07748C00 0
1879 4824 00C0 0030 00F0		07749C00 0
1880 4824 00C0 0030 00F0		07750C00 0
1881 4824 00C0 0030 00F0		07751C00 0
1882 4824 00C0 0030 00F0		07752C00 0
1883 4824 00C0 0030 00F0		07753C00 0
1884 4824 00C0 0030 00F0		07754C00 0
1885 4824 00C0 0030 00F0		07755C00 0
1886 4824 00C0 0030 00F0		07756C00 0
1887 4824 00C0 0030 00F0		07757C00 0
1888 4824 00C0 0030 00F0		07758C00 0
1889 4824 00C0 0030 00F0		07759C00 0
1890 4824 00C0 0030 00F0		07760C00 0
1891 4824 00C0 0030 00F0		07761C00 0
1892 4824 00C0 0030 00F0		07762C00 0
1893 4824 00C0 0030 00F0		07763C00 0
1894 4824 00C0 0030 00F0		07764C00 0
1895 4824 00C0 0030 00F0		07765C00 0
1896 4824 00C0 0030 00F0		07766C00 0
1897 4824 00C0 0030 00F0		07767C00 0
1898 4824 00C0 0030 00F0		07768C00 0
1899 4824 00C0 0030 00F0		07769C00 0
1900 4824 00C0 0030 00F0		07770C00 0
1901 4824 00C0 0030 00F0		07771C00 0
1902 4824 00C0 0030 00F0		07772C00 0
1903 4824 00C0 0030 00F0		07773C00 0
1904 4824 00C0 0030 00F0		07774C00 0
1905 4824 00C0 0030 00F0		07775C00 0
1906 4824 00C0 0030 00F0		07776C00 0
1907 4824 00C0 0030 00F0		07777C00 0
1908 4824 00C0 0030 00F0		07778C00 0
1909 4824 00C0 0030 00F0		07779C00 0
1910 4824 00C0 0030 00F0		07780C00 0
1911 4824 00C0 0030 00F0		07781C00 0
1912 4824 00C0 0030 00F0		07782C00 0
1913 4824 00C0 0030 00F0		07783C00 0
1914 4824 00C0 0030 00F0		07784C00 0
1915 4824 00C0 0030 00F0		07785C00 0
1916 4824 00C0 0030 00F0		07786C00 0
1917 4824 00C0 0030 00F0		07787C00 0
1918 4824 00C0 0030 00F0		07788C00 0
1919 4824 00C0 0030 00F0		07789C00 0
1920 4824 00C0 0030 00F0		07790C00 0
1921 4824 00C0 0030 00F0		07791C00 0
1922 4824 00C0 0030 00F0		07792C00 0
1923 4824 00C0 0030 00F0		07793C00 0
1924 4824 00C0 0030 00F0		07794C00 0
1925 4824 00C0 0030 00F0		07795C00 0
1926 4824 00C0 0030 00F0		07796C00 0
1927 4824 00C0 0030 00F0		07797C00 0
1928 4824 00C0 0030 00F0		07798C00 0
1929 4824 00C0 0030 00F0		07799C00 0
1930 4824 00C0 0030 00F0		07800C00 0
1931 4824 00C0 0030 00F0		07801C00 0
1932 4824 00C0 0030 00F0		07802C00 0
1933 4824 00C0 0030 00F0		07803C00 0
1934 4824 00C0 0030 00F0		07804C00 0
1935 4824 00C0 0030 00F0		07805C00 0
1936 4824 00C0 0030 00F0		07806C00 0
1937 4824 00C0 0030 00F0		07807C00 0
1938 4824 00C0 0030 00F0		07808C00 0
1939 4824 00C0 0030 00F0		07809C00 0
1940 4824 00C0 0030 00F0		07810C00 0
1941 4824 00C0 0030 00F0		07811C00 0
1942 4824 00C0 0030 00F0		07812C00 0
1943 4824 00C0 0030 00F0		07813C00 0
1944 4824 00C0 0030 00F0		07814C00 0
1945 4824 00C0 0030 00F0		07815C00 0
1946 4824 00C0 0030 00F0		07816C00 0
1947 4824 00C0 0030 00F0		07817C00 0
1948 4824 00C0 0030 00F0		07818C00 0
1949 4824 00C0 0030 00F0		07819C00 0
1950 4824 00C0 0030 00F0		07820C00 0
1951 4824 00C0 0030 00F0		07821C00 0
1952 4824 00C0 0030 00F0		07822C00 0
1953 4824 00C0 0030 00F0		07823C00 0
1954 4824 00C0 0030 00F0		07824C00 0
1955 4824 00C0 0030 00F0		07825C00 0
1956 4824 00C0 0030 00F0		07826C00 0
1957 4824 00C0 0030 00F0		

249

1507 50A0 0000 0000 0050  
1504 5060 0000 0000 0000  
1573 5AAC 0000 0000 0050  
1572 58FC 0000 0000 0050  
1571 5790 0000 0000 0050  
1570 5730 0000 0000 0050  
1560 56FC 0000 0000 0000  
1520 5520 0000 0000 0050  
1528 53E0 0000 0000 0050  
152A 5200 0000 0000 0050  
1527 5290 0000 0000 0000  
14F5 50FC 0000 0000 0050  
14F3 5060 0000 0000 0050  
14F2 4F50 0000 0000 0050  
14EF 4F10 0000 0000 0000  
1492 4040 0000 0000 0050  
1481 4050 0000 0000 0050  
1480 48E0 0000 0000 0050  
14AF 4820 0000 0000 0050  
14AC 4AEC 0000 0000 0000  
1470 4950 0000 0000 0050  
146F 4820 0000 0000 0050  
146E 4700 0000 0000 0050  
1460 4700 0000 0000 0050  
146A 4600 0000 0000 0000  
1436 4560 0000 0000 0050  
1435 4450 0000 0000 0050  
1434 4400 0000 0000 0050  
1433 4360 0000 0000 0050  
1430 4320 0000 0000 0000  
13FF 41FC 0000 0000 0050  
13FE 40FC 0000 0000 0050  
13FD 4090 0000 0000 0050  
13FC 3FF0 0000 0000 0050  
13F9 3F80 0000 0000 0000  
1382 3E60 0000 0000 0050  
1381 3000 0000 0000 0050  
1380 3820 0000 0000 0050  
13AC 3AEC 0000 0000 0000  
1371 3960 0000 0000 0050  
1370 3800 0000 0000 0050  
136E 3710 0000 0000 0050  
1368 3600 0000 0000 0000  
1326 3530 0000 0000 0050  
132A 3300 0000 0000 0050  
1329 3380 0000 0000 0050  
1328 3280 0000 0000 0050  
1325 3270 0000 0000 0000  
12FA 3180 0000 0000 0050  
12F9 3050 0000 0000 0050  
12F7 2FAC 0000 0000 0050  
12F4 2F60 0000 0000 0000  
12F1 2F10 0000 0000 0050  
12EE 2F10 0000 0000 0050  
12E8 2F10 0000 0000 0050  
12E5 2F10 0000 0000 0050  
12E0 2F10 0000 0000 0050  
1200 2F10 0000 0000 0050  
120C 2F10 0000 0000 0050  
12U7 2F10 0000 0000 0050



251

252

0A19	A19C	0000	0000	0000
0A20	A12C	0000	0000	0040
0A05	A00C	0000	0000	0040
0900	9F9C	0000	0000	0040
090C	9E7C	0000	0000	0040
09DA	900C	0000	0000	0040
0907	909C	0000	0000	0000
0998	99EC	0000	0000	0040
0988	902C	0000	0000	0040
0989	9A4C	0000	0000	0040
0998	988C	0000	0000	0040
0995	987C	0000	0000	0000
0962	97FC	0000	0000	0040
0960	970C	0000	0000	0040
095F	962C	0000	0000	0040
095C	95EC	0000	0000	0000
0934	957C	0000	0000	0040
0932	942C	0000	0000	0040
0931	934C	0000	0000	0040
092E	930C	0000	0000	0000
0908	90FC	0000	0000	0040
0909	908C	0000	0000	0040
0900	90FF	0000	0000	0040
08FE	90FC	0000	0000	0040
08A7	8A9C	0000	0000	0040
088E	8ECC	0000	0000	0040
0880	808C	0000	0000	0040
088C	8C8C	0000	0000	0040
0898	88EC	0000	0000	0040
0888	88AC	0000	0000	0000
0890	816C	0000	0000	0040
0870	880C	0000	0000	0040
087A	87CC	0000	0000	0000
07FF	842C	0000	0000	0040
07FE	82CC	0000	0000	0040
07FD	822C	0000	0000	0040
07FB	812C	0000	0000	0040
07FA	809C	0000	0000	0040
07F9	7EFC	0000	0000	0040
07F3	7F8C	0000	0000	0000
07EF	951C	0000	0000	0040
07EC	7EFC	0000	0000	0040
07E9	7E8C	0000	0000	0000
0771	777C	0000	0000	0040
0765	771C	0000	0000	0040
073E	700C	0000	0000	0040
0730	703C	0000	0000	0040
073C	7B6C	0000	0000	0040
0738	7A9C	0000	0000	0040
0739	7A3C	0000	0000	0040
0738	788C	0000	0000	0040
0737	77FC	0000	0000	0040
0735	750C	0000	0000	0040
0734	74FC	0000	0000	0040
0733	73EC	0000	0000	0040
0720	732C	0000	0000	0000
0724	7E3C	0000	0000	0040
0722	700C	0000	0000	0040
0721	724C	0000	0000	0040
071E	720C	0000	0000	0000

0600 7000 0000 0000 0040  
 060C 6F80 0000 0000 0040  
 060B 6E9C 0000 0000 0040  
 060A 600C 0000 0000 0040  
 0607 509C 0000 0000 0040  
 0604 6C40 0000 0000 0040  
 060E 6C0C 0000 0000 0040  
 060B 750C 0000 0000 0050  
 060A 79CC 0000 0000 0050  
 0609 7980 0000 0000 0050  
 0608 79A0 0000 0000 0050  
 0607 799C 0000 0000 0050  
 0606 798C 0000 0000 0050  
 0605 797C 0000 0000 0050  
 0604 796C 0000 0000 0050  
 0603 795C 0000 0000 0050  
 0602 794C 0000 0000 0050  
 0601 721C 0000 0000 0050  
 0600 6F9C 0000 0000 0050  
 06AF 6A40 0000 0000 0050  
 06AE 63F0 0000 0000 0050  
 06AD 5010 0000 0000 0050  
 06AC 56AC 0000 0000 0050  
 06AB 569C 0000 0000 0050  
 06AA 568C 0000 0000 0050  
 06A9 524C 0000 0000 0050  
 06A8 4EC0 0000 0000 0050  
 06A7 4E8C 0000 0000 0050  
 06A6 4EAD 0000 0000 0050  
 06A5 4E90 0000 0000 0050  
 06A4 4E8C 0000 0000 0050  
 06A3 4A9C 0000 0000 0050  
 06A2 467C 0000 0000 0050  
 06A1 420C 0000 0000 0050  
 06A0 3F6C 0000 0000 0050  
 069F 3A9C 0000 0000 0050  
 069E 368C 0000 0000 0050  
 069D 3220 0000 0000 0050  
 069C 2A50 0000 0000 0050  
 069B 2A4C 0000 0000 0050  
 069A 2A3C 0000 0000 0050  
 0699 238C 0000 0000 0050  
 0698 1E2C 0000 0000 0050  
 0697 171C 0000 0000 0050  
 0696 133C 0000 0000 0050  
 0695 0F50 0000 0000 0050  
 0694 0B7C 0000 0000 0050  
 0693 00EC 0000 0000 0050  
 0692 0830 0000 0000 0040  
 0691 F27C 0000 0000 0040  
 0690 ED50 0000 0000 0040  
 068F E55C 0000 0000 0040  
 068E DF7C 0000 0000 0040  
 068D 0700 0000 0000 0040  
 068C D100 0000 0000 0040  
 068B CB6C 0000 0000 0040  
 068A C290 0000 0000 0040  
 0689 BC0C 0000 0000 0040  
 0688 B58C 0000 0000 0040  
 0687 AEDC 0000 0000 0040



255

046F 4650 0000 0000 0040  
 0460 5100 0000 0000 0060  
 0469 4650 0000 0000 0040  
 0467 5100 0000 0000 0060  
 0464 4650 0000 0000 0040  
 0462 5100 0000 0000 0060  
 045F 4780 0000 0000 0040  
 0450 5000 0000 0000 0060  
 0458 4650 0000 0000 0040  
 0457 4650 0000 0000 0040  
 0456 4550 0000 0000 0040  
 0455 4580 0000 0000 0040  
 0452 4540 0000 0000 0040  
 044A 5000 0000 0000 0060  
 0444 4480 0000 0000 0040  
 0442 5100 0000 0000 0060  
 043E 4480 0000 0000 0040  
 043C 4480 0000 0000 0040  
 043A 5100 0000 0000 0060  
 0436 5000 0000 0000 0060  
 0431 4300 0000 0000 0040  
 0430 4300 0000 0000 0040  
 042F 4370 0000 0000 0040  
 042E 4310 0000 0000 0040  
 0428 4200 0000 0000 0040  
 0425 4400 0000 0000 0040  
 0424 4250 0000 0000 0040  
 041F 6000 0000 0000 0060  
 0416 4160 0000 0000 0040  
 0415 6330 0000 0000 0060  
 0410 4160 0000 0000 0040  
 0406 6330 0000 0000 0060  
 03FO 6600 0000 0000 0040  
 03E3 3F70 0000 0000 0060  
 03D5 6600 0000 0000 0040  
 03D8 3F70 0000 0000 0060  
 03BE 4E50 0000 0000 0040  
 03BD 3000 0000 0000 0040  
 039C 3000 0000 0000 0040  
 03B9 3880 0000 0000 0040  
 03AC 6600 0000 0000 0040  
 03A2 3F70 0000 0000 0060  
 038E 6600 0000 0000 0040  
 0383 3F70 0000 0000 0060  
 0376 4E50 0000 0000 0040  
 0375 3990 0000 0000 0040  
 0374 3760 0000 0000 0040  
 0371 3730 0000 0000 0040  
 035E 3620 0000 0000 0040  
 0357 5100 0000 0000 0060  
 0330 5000 0000 0000 0060  
 0348 6100 0000 0000 0060  
 0340 5000 0000 0000 0060  
 0310 6100 0000 0000 0060  
 0314 6000 0000 0000 0060  
 030F 6000 0000 0000 0060  
 0305 5000 0000 0000 0040  
 0301 5800 0000 0000 0060  
 02FO 2F30 0000 0000 0060  
 02EC 2F30 0000 0000 0060

02E9 2F30 00C3 0000 0060  
 02E6 2F30 00C3 0000 0060  
 02E3 2F30 00C3 0000 0060  
 02E0 2F30 00C3 0000 0060  
 02D0 5E5C 00C3 0000 0060  
 02DC 5E5C 00C3 0000 0060  
 02D8 5E5C 00C3 0000 0060  
 02D4 5E5C 00C3 0000 0060  
 02D8 5E5C 00C3 0000 0060  
 02CE 5E5C 00C3 0000 0060  
 02CB 5E5C 00C3 0000 0060  
 02C8 5E5C 00C3 0000 0060  
 02C5 5E5C 00C3 0000 0060  
 02C2 5E5C 00C3 0000 0060  
 02BA 2F50 00C3 0000 0060  
 02B1 2F50 00C3 0000 0060  
 029C 2F30 00C3 0000 0060  
 0294 2F50 00C3 0000 0060  
 028F 2F50 00C3 0000 0060  
 028C 2F5C 00C3 0000 0060  
 0289 2F5C 00C3 0000 0060  
 0286 2F5C 00C3 0000 0060  
 0283 2F5C 00C3 0000 0060  
 0261 266C 00C3 0000 004C  
 025E 261C 00C3 0000 004C  
 0255 27C0 00C3 0000 004C  
 024D 4E8C 00C3 0000 004C  
 023D 2F30 00C3 0000 0060  
 023C 51C0 00C3 0000 0060  
 0236 2F30 00C3 0000 0060  
 0230 51C0 00C3 0000 0060  
 0216 216C 00C3 0000 004C  
 0215 21F0 00C3 0000 004C  
 0213 21B0 00C3 0000 004C  
 020D 216C 00C3 0000 004C  
 020C 21F0 00C3 0000 004C  
 0209 21F0 00C3 0000 004C  
 0208 216C 00C3 0000 004C  
 0205 2090 00C3 0000 004C  
 0203 219C 00C3 0000 004C  
 01FB 2F5C 00C3 0000 0060  
 01EA 1EAC 00C3 0000 004C  
 01E9 1EFC 00C3 0000 004C  
 01E1 56E0 00C3 0000 004C  
 01DA 66E0 00C3 0000 004C  
 01B5 1BAC 00C3 0000 004C  
 019F 149C 00C3 0000 004C  
 0161 27E0 00C3 0000 0060  
 013C 149C 00C3 0000 0060  
 0124 169C 00C3 0000 004C  
 01DC 149C 00C3 0000 0060  
 00F7 0F80 00C3 0000 004C  
 00E2 0F8C 00C3 0000 004C  
 00ED 0F7C 00C3 0000 004C  
 00EC 0F2C 00C3 0000 004C  
 00E9 0E00 00C3 0000 004C  
 00B5 0B7C 00C3 0000 004C  
 0092 096C 00C3 0000 004C  
 0077 079C 00C3 0000 0060  
 006E 0790 00C3 0000 0060

```

CC6C 0830 C0C0 003C 0060
CC66 081C 0000 0000 C060
CC5B 097C 00C0 0C30 006C
CC5A 087C 00C0 0C30 C060
CC59 05BC 00C0 0C3C C040
CC51 5CFC 00C0 0000 0040
CC50 081C 00C0 0C3C C060
CC49 051C 00C0 000C 0060
CC46 05EC 00C0 0C30 0040
CC42 051C 00C0 000C C060
CC41 0460 C0C0 0C30 0060
CC36 060C 00C0 0C3C 004C
CC35 1540 0000 0030 004C
CC32 1000 C0C0 0C3C 0040
CC2F 181C 00C0 003C 0040
CC2C 18FC 00C0 C030 0040
CC29 1AAC 00C0 0C30 C04C
CC26 162C 00C0 000C 004C
CC23 179C 00C0 000C C04C
CC20 036C C0C0 C030 C040
CC1D 08F0 C0C0 0C30 C040
CC1A 048C C0C0 0C30 C040
CC14 0A8C 00C0 0C30 0040
CC11 000C 00C0 0C3C C040
CC0A 046C 00C0 003C C060
CC07 06C0 0C30 C030 C040
C ERRORS. 7714 CARDS. 35055 TOKENS.
C WARNINGS. 272 DISK SECTORS.
65156 RULES. 5275 SECONDS.

```



## BIBLIOGRAPHY

1. Air Force Avionics Lab, Wright-Patterson AFB, Ohio, AFAL-TR-74-180, A Stack Machine Emulation, Anderson, C. M., January 1975.
2. Agrawala, A. K. and Rausher, T. G., "Microprogramming: Perspective and Status," IEEE Trans, C23, p. 817-37, August 1974.
3. Burkhard, W. A., "Flexible Computer Architectures for Research and Development," Computer Conference, Fall 1976.
4. Burroughs Corporation Report 64116, Emulation Facility, by Advanced Design Organization, Paoli, Pa., 28 June 1971.
5. Burroughs Corporation Report TR70-2, The Interpreter, by R. L. Davis, 16 February 1970.
6. Burroughs Corporation Report TR70-8, Microprogramming Manual for the Interpreter Based Systems, by Advanced Design Organization, Paoli, Pa., November 1970.
7. Burroughs Corporation Report 66143, Algol Reference Manual for the Interpreter Based System, by Advanced Design Organization, Paoli, Pa., 15 June 1975.
8. Computer Sciences Corporation, A Cost-Effective Emulation Approach for U. S. Army Telecommunications, by J. W. Carroll, p. 1-13.
9. Naval Electronics Laboratory Center and M. I. T. Sloan School of Management, Facilities Orientation Report, Volume I, A Survey of the Navy Tactical Computer Applications and Executives, by Professors S. E. Madnick and J. D. Detreville, October 1975.

10. Haggerty, J. M. and Hartling, J. M., Emulation of the AN/UYK-7 Tactical Data Computer on the Burroughs D-Machine, Masters Thesis, Naval Postgraduate School, Monterey, California, December 1976.
11. Husson, S. S., Microprogramming: Principles and Practices, Prentice-Hall, Inc., 1970.
12. Jones, L., "Instruction Sequencing in Microprogrammed Computers," Proceedings NCC, 44, p. 91-8, 1975.
13. Lichstein, H. A., "When Should You Emulate?," Datamation, 15, p. 205-10, November 1969.
14. Mallach, E. G., "Emulator Architecture," Computer, p. 24-32, August 1975.
15. Mercer, R. J., "Microprogramming," Journal for the Association of Computing Machines, 4, p. 157-71, April 1957.
16. Naval Material Command UNCLASSIFIED Letter MAT 09Y:JER Serial 130 to Naval Electronic Systems Command, Subject: Standard Shipboard Tactical Digital Processors and Program Languages, 29 May 1973.
17. Reigel, E. N., Faber, U., and Fisher, D. A., "The interpreter - A microprogramming building block system," Proceedings SJCC, 40, p. 705-23, 1972.
18. Rosin, R. F., "Contemporary Concepts of Microprogramming and Emulation," Computer Surveys, 1, p. 197-212, December 1969.
19. Saal, H. J. and Schuster, L. J., On Measuring Computer Systems by Microprogramming.
20. Sperry Rand, UNIVAC, Computer Set AN/UYK20 Technical Manual Operations and Maintenance with Parts List, N 00039-73-C-0432, September 1974.
21. Sperry Rand, UNIVAC, AN/UYK-20 Computer Repertoire of Instructions, Fall 1976.

22. Sperry Rand, UNIVAC, AN/UYK-20 Technical Description, November 1976.
23. Sperry Rand, UNIVAC, User's Handbook for AN/UYK-20(V) Computer Volume 3 (Change 4), NAVELEX 0967-LP-598-2030, April 1976.
24. Wilkes, M. B., "The Growth of Interest in Microprogramming: A Literature Survey," Computer Surveys, 1, p. 139-45, September 1969.

# INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
4. LT Lyle V. Rich, SC, USN, Code 52Rs (Thesis Advisor) Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
5. Asst Professor V. Michael Powers, Code 52Pw (Second Reader) Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
6. Chief of Naval Material (Attn: Code 09Y) Department of the Navy Washington, D. C. 20360	1
7. Mr. J. Lynch Burroughs ADO Federal and Special Systems Group P. O. Box 517 Paoli, Pennsylvania 19301	1
8. Mr. C. Benson Naval Electronics Systems Engineering Center P. O. Box 37 San Diego, California 92138	1



9. Mr. J. Lopata 1  
Burroughs Corporation  
P. O. Box 517  
Paoli, Pennsylvania 19301
10. Mr. J. Westergren 1  
Field Engineer  
Univac Computer Systems  
P. O. Box 3525  
St. Paul, Minnesota 55165
11. CAPT Ralph H. Anzelmo, USMC 1  
15767 Edgewood Drive  
Montclair Country Club Lake  
Dumfries, Virginia 22026
12. LT Theodore L. Kaye, USN 1  
3880 Fairview Road  
Reno, Nevada 89511